Fault model for VLSI circuits reliability assessment

被引：0
|
作者：
Lisenker, Boris [1 ]
Mitnick, Yuri [1 ]
机构：
[1] Intel Israel, Haifa, Israel
来源：
Annual Proceedings - Reliability Physics (Symposium) | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：319 / 326
相关论文
共 50 条
  • [41] EMPIRICAL FAILURE ANALYSIS AND VALIDATION OF FAULT MODELS IN CMOS VLSI CIRCUITS
    PANCHOLY, A
    RAJSKI, J
    MCNAUGHTON, LJ
    IEEE DESIGN & TEST OF COMPUTERS, 1992, 9 (01): : 72 - 83
  • [42] Switch-level differential fault simulation of MOS VLSI circuits
    Vandris, E
    Sobelman, G
    VLSI DESIGN, 1996, 4 (03) : 217 - 229
  • [43] Balanced Scan Chain Analysis to Improve Fault Coverage in VLSI circuits
    Somanathan, Geethu Remadevi
    Bhakthavathchalu, Ramesh
    Krishnakumar, M.
    PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT 2021), 2021, : 307 - 311
  • [44] Reliability- and process-variation aware design of VLSI circuits
    Alam, M.
    Kang, K.
    Paul, B. C.
    Roy, K.
    IPFA 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2007, : 17 - +
  • [45] AN EXTENSION OF PROBABILISTIC SIMULATION FOR RELIABILITY-ANALYSIS OF CMOS VLSI CIRCUITS
    NAJM, FN
    HAJJ, IN
    YANG, P
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (11) : 1372 - 1381
  • [46] Single Fault Reliability Analysis in FPGA Implemented Circuits
    Jahanirad, Hadi
    Mohammadi, Karim
    Attarsharghi, Pejman
    2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 49 - 56
  • [47] From Reliability Block Diagrams to Fault Tree Circuits
    Bhattacharjya, Debarun
    Deleris, Lea A.
    DECISION ANALYSIS, 2012, 9 (02) : 128 - 137
  • [48] A statistical model for path delay faults in VLSI circuits
    Hamad, M
    Landis, D
    PROCEEDINGS OF THE IEEE SOUTHEASTCON '96: BRINGING TOGETHER EDUCATION, SCIENCE AND TECHNOLOGY, 1996, : 388 - 392
  • [49] A precise model for leakage power estimation in VLSI circuits
    Derakhshandeh, J
    Masoumi, N
    Kasiri, B
    Farazmand, Y
    Akbarzadeh
    Aghnoot, S
    FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 337 - 340
  • [50] From an Analytic NBTI Device Model to Reliability Assessment of Complex Digital Circuits
    Aryan, N. Pour
    Listl, A.
    Heiss, L.
    Yilmaz, C.
    Georgakos, G.
    Schmitt-Landsiedel, D.
    PROCEEDINGS OF THE 2014 IEEE 20TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2014, : 19 - 24
12345