All-digital PLL with extended tracking capabilities

被引：0
|
作者：
Universidad Central de Las Villas, Villa Clara, Cuba [1 ]
机构：
来源：
Electron Lett | / 18卷 / 1519-1521期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
4
引用
收藏
相关论文
共 50 条
  • [21] A Precise ΔΣ-based Digitally Controlled Oscillator (DCO) for All-Digital PLL
    Jafarzade, Samira
    Jannesari, Abumoslem
    2013 21ST IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2013,
  • [22] An All-digital PLL for Satellite Based Navigation in 90 nm CMOS
    Neyer, Andreas
    Wunderlich, Ralf
    Heinen, Stefan
    2009 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2009, : 41 - 44
  • [23] All-digital PLL array provides reliable distributed clock for SOCs
    Javidan, M.
    Zianbetov, E.
    Anceau, F.
    Galayko, D.
    Korniienko, A.
    Colinet, E.
    Scorletti, G.
    Akre, J. M.
    Juillard, J.
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 2589 - 2592
  • [24] Practical Design Considerations for an All-Digital PLL in a Digital Car Radio Reception SoC
    Sanchez, Alexander Mora
    Moehlmann, Ulrich
    Blinzer, Peter
    Ehlert, Martin
    2016 IEEE 36TH CENTRAL AMERICAN AND PANAMA CONVENTION (CONCAPAN XXXVI), 2016,
  • [25] An All-Digital PLL with a First Order Noise Shaping Time-to-Digital Converter
    Brandonisio, Francesco
    Maloberti, Franco
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 241 - 244
  • [26] A 6-GHZ all all-digital pll for spread spectrum clock generators (SSCG)
    Su, Cheng-Dow
    Lee, Chieh-Wen
    Lee, Tai-Cheng
    Su, C.-D., 2012, Chinese Institute of Electrical Engineering (19): : 95 - 103
  • [27] A Low-Power All-Digital PLL Architecture Based on Phase Prediction
    Zhuang, Jingcheng
    Staszewski, Robert Bogdan
    2012 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2012, : 797 - 800
  • [28] A low-jitter all-digital PLL with high-linearity DCO
    Lo, Yu-Lung
    Wang, Hsi-Hua
    Li, Yu-Hsin
    Fan, Fang-Yu
    Yu, Chun-Yen
    Liu, Jen-Chieh
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2021, 27 (04): : 1347 - 1357
  • [29] A fast-locking PLL with all-digital locked-aid circuit
    Kao, Shao-Ku
    Hsieh, Fu-Jen
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2013, 100 (02) : 245 - 258
  • [30] A low-jitter all-digital PLL with high-linearity DCO
    Yu-Lung Lo
    Hsi-Hua Wang
    Yu-Hsin Li
    Fang-Yu Fan
    Chun-Yen Yu
    Jen-Chieh Liu
    Microsystem Technologies, 2021, 27 : 1347 - 1357
12345