Resistance reflow-soldering of insulated wire to solder plated printed circuit board

被引：0
|
作者：
Sasaki, Hideaki
Tani, Mitsukiyo
机构：
来源：
Yosetsu Gakkai Ronbunshu/Quarterly Journal of the Japan Welding Society | 1993年 / 11卷 / 04期
关键词：
Soldering;
D O I：
10.2207/qjjws.11.583
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：583 / 588
相关论文
共 50 条
  • [41] Printed-circuit board Model Establishment and Solder joint Failure Analysis
    Wang Yuming
    Zhang Shengyu
    Ding Yingjie
    Shi Haijian
    2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
  • [42] TESTING OF PRINTED-CIRCUIT BOARD SOLDER JOINTS BY SPECKLE CORRELATION TECHNIQUES
    MURAMATSU, M
    LUNAZZI, JJ
    OPTICS AND LASER TECHNOLOGY, 1990, 22 (04): : 260 - 262
  • [43] Detection of plated through hole defects in printed circuit board with X-ray
    Huang, Xingjia
    Zhu, Shengcong
    Huang, Xuanyu
    Su, Bing
    Ou, Changping
    Zhou, Weili
    2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
  • [44] Electrochemical migration characteristics of eutectic SnPb solder alloy in printed circuit board
    Lee, SB
    Yoo, YR
    Jung, JY
    Park, YB
    Kim, YS
    Joo, YC
    THIN SOLID FILMS, 2006, 504 (1-2) : 294 - 297
  • [45] Electroless Plated Copper Thin Film for Metallization on Printed Circuit Board : Neutral Process
    Cho, Yang-Rae
    Lee, Youn-Seoung
    Rha, Sa-Kyun
    KOREAN JOURNAL OF MATERIALS RESEARCH, 2013, 23 (11): : 661 - 665
  • [46] Mapping of solder mask covered interconnects on high density printed circuit board
    Tan, Cher Ming
    Tay, Yan Xiong
    Goh, Chun Wei
    Chai, Tai Chong
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 885 - 888
  • [47] Reflow soldering of flexible printed circuit boards on sputtered iron-nickel coatings in the case of thermoprinting heads
    Bugelreflowloeten von flexiblen Leiterplatten auf gesputterten Eisen-Nickel-Schichten am Beispiel von Thermodruckkoepfen
    Elliger, W., 1600, (38):
  • [48] Surface property of passivation layer on integrated circuit chip and solder mask layer on printed circuit board
    Luo, SJ
    Wong, CP
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2003, 26 (04): : 345 - 351
  • [49] Optimum design of printed circuit board to reduce deformation in reflow process by a global optimization method
    Nakagawa, Yasutada
    Yokoyama, Ryohei
    MATERIALS & DESIGN, 2012, 33 : 164 - 174
  • [50] Comparison of Printed Circuit Board Property Variations in Response to Simulated Lead-Free Soldering
    Sood, Bhanu
    Sanapala, Ravikumar
    Das, Diganta
    Pecht, Michael
    Huang, C. Y.
    Tsai, M. Y.
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2010, 33 (02): : 98 - 111
12345