TLP measurements for verification of ESD protection device response

被引：13
|
作者：
Hyatt, H. [1 ]
Harris, J. [1 ]
Alonzo, A. [1 ]
Bellew, P. [1 ]
机构：
[1] Hyger Physics, Inc., Bremerton, WA 98312, United States
来源：
| 2001年 / Institute of Electrical and Electronics Engineers Inc.卷 / 24期
关键词：
D O I：
10.1109/6104.930959
中图分类号：
学科分类号：
摘要：
15
引用
收藏
相关论文
共 50 条
  • [21] Different failure signatures of multiple TLP and HBM stresses in an ESD robust protection structure
    Guitard, N
    Essely, F
    Trémouilles, D
    Bafleur, M
    Nolhier, N
    Perdu, P
    Touboul, A
    Pouget, V
    Lewis, D
    MICROELECTRONICS RELIABILITY, 2005, 45 (9-11) : 1415 - 1420
  • [22] Predictable ESD Criteria with Proposed Comparison Diagram between TLP and HBM ESD for Various Device Technologies and Different Substrates
    Lee, Hyeokjae
    Kim, Dong-Sung
    Noh, Jae-Young
    Kim, Youngboo
    Park, Jisun
    Shin, Hyungsoon
    2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
  • [23] TLP: ESD models correlation and aproximation
    Guillermo Zola, Julio
    Andres Pacheco, Gonzalo
    2009 ARGENTINE SCHOOL OF MICRO-NANOELECTRONICS, TECHNOLOGY AND APPLICATIONS (EAMTA 2009), 2009, : 93 - 97
  • [24] TECHNIQUES AND METHODOLOGIES FOR MAKING SYSTEM-LEVEL ESD RESPONSE MEASUREMENTS FOR TROUBLESHOOTING OR DESIGN VERIFICATION
    SMITH, DC
    JOURNAL OF ELECTROSTATICS, 1993, 31 (2-3) : 215 - 235
  • [25] ESD Behavior of GaN-on-Si power devices under TLP/VFTLP measurements
    Yang, Wen
    Stoll, Nicholas
    Yuan, Jiann-Shiun
    Krishnan, Balakrishnan
    2019 IEEE 7TH WORKSHOP ON WIDE BANDGAP POWER DEVICES AND APPLICATIONS (WIPDA 2019), 2019, : 171 - 174
  • [26] The Impact of Drift-region Length Reduction of nLDMOS on ESD Ability by TLP Measurements
    Fan, Sheng-Kai
    Chen, Shen-Li
    Lin, Po-Lin
    Hong, Shi-Zhe
    Lan, Tien-Yu
    Zhou, Yu-Jie
    PROCEEDINGS OF THE 2019 IEEE EURASIA CONFERENCE ON IOT, COMMUNICATION AND ENGINEERING (ECICE), 2019, : 199 - 200
  • [27] A Novel Physical Model for the SCR ESD Protection Device
    Romanescu, Alexandru
    Fonteneau, Pascal
    Legrand, Charles-Alexandre
    Ferrari, Philippe
    Arnould, Jean-Daniel
    Manouvrier, Jean-Robert
    Beckrich-Ros, Helene
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS 2010, 2010,
  • [28] ESD protection of NMOS device at different gate bias
    Zhu K.-H.
    Dong S.-R.
    Han Y.
    Du X.-Y.
    Zhejiang Daxue Xuebao(Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2010, 44 (01): : 141 - 144
  • [29] ESD protection device design using statistical methods
    Shigyo, N
    Kawashima, H
    Yasuda, S
    SOLID-STATE ELECTRONICS, 2002, 46 (12) : 2117 - 2122
  • [30] Using device simulations to optimize ESD protection circuits
    Fankhauser, B
    Deutschmann, B
    2004 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SYMPOSIUM RECORD 1-3, 2004, : 963 - 968
12345