TLP measurements for verification of ESD protection device response

被引：13
|
作者：
Hyatt, H. [1 ]
Harris, J. [1 ]
Alonzo, A. [1 ]
Bellew, P. [1 ]
机构：
[1] Hyger Physics, Inc., Bremerton, WA 98312, United States
来源：
| 2001年 / Institute of Electrical and Electronics Engineers Inc.卷 / 24期
关键词：
D O I：
10.1109/6104.930959
中图分类号：
学科分类号：
摘要：
15
引用
收藏
相关论文
共 50 条
  • [1] TLP measurements for verification of ESD protection device response
    Hyatt, H
    Harris, J
    Alanzo, A
    Bellew, P
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 2000, 2000, : 111 - 120
  • [2] TLP measurements for verification of ESD protection device response
    Hyatt, H
    Harris, J
    Alonzo, A
    Bellew, P
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2001, 24 (02): : 90 - 98
  • [3] A novel multi-pulse TLP simulation for ESD protection device
    Ding, K.-B. (dingkb@zju.edu.cn), 1600, Chinese Institute of Electronics (41):
  • [4] Study on ESD Protection Circuit by TCAD Simulation and TLP Experiment
    Li, Fuxing
    Chai, Changchun
    Liu, Yuqian
    Song, Yanxing
    Wang, Lei
    Yang, Yintang
    MICROMACHINES, 2023, 14 (03)
  • [5] Interconnects for device ESD protection
    Jarrett, T
    Unger, B
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 1996, 1996, : 123 - 129
  • [6] Internal Behavior of BCD ESD protection devices under TLP and very-fast TLP stress
    Blaho, M
    Zullino, L
    Wolf, H
    Stella, R
    Andreini, A
    Gieser, HA
    Pogany, D
    Gornik, E
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (03) : 535 - 541
  • [7] HBM and TLP ESD robustness in smart-power protection structures
    Santirosi, S
    Meneghesso, G
    Novarini, E
    Contiero, C
    Zanoni, E
    MICROELECTRONICS RELIABILITY, 1999, 39 (6-7) : 839 - 844
  • [8] Measurement of ESD Protection Structure Irradiation Degradation Using TLP Method
    Shi, Qian
    Xiao, Qing-Zhong
    Liu, Yuan
    En, Yun-Fei
    PROCEEDINGS OF 2013 INTERNATIONAL CONFERENCE ON QUALITY, RELIABILITY, RISK, MAINTENANCE, AND SAFETY ENGINEERING (QR2MSE), VOLS I-IV, 2013, : 2029 - 2030
  • [9] TLP analysis of 0.125 μm CMOS ESD input protection circuit
    Chaine, M
    Davis, J
    Kearney, A
    MICROELECTRONICS RELIABILITY, 2005, 45 (02) : 223 - 231
  • [10] A Generalisable Component-Level ESD Failure Characterisation for TLP Measurements
    Schrey, Patrick
    PROCEEDINGS OF THE 2021 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC 2021), 2021,
12345