8-b 85-MS/s parallel pipeline A/D converter in 1-μm CMOS

被引：0
|
作者：
机构：
来源：
Conroy, Cormac S.G. | 1600年 / 28期
基金：
美国国家科学基金会;
关键词：
Digital error correction - Multistaged ADC - NMOS - Parallel pipeline ADC;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] An 8-bit 40 MS/s pipeline A/D converter for WCDMA testbed
    Sumanen, L
    Waltari, M
    Halonen, K
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2000, 22 (01) : 41 - 49
  • [22] A 8-bit 200 MS/s interpolating/Averaging CMOS A/D converter
    Vandenbussche, J
    Uyttenhove, K
    Lauwers, E
    Steyaert, M
    Gielen, G
    PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2002, : 445 - 448
  • [23] A 12-bit 65 MS/s pipeline A/D converter in 0.18 μm SiGeBiCMOS
    Devarajan, Siddharth
    Gutmann, Ronald J.
    Rose, Kenneth
    PROCEEDINGS OF THE 2007 IEEE BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING (BCTM), 2007, : 50 - 53
  • [24] An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessing
    Venes, AGW
    vandePlassche, RJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (12) : 1846 - 1853
  • [25] A 165 MS/s 8-bit CMOS A/D converter with background offset cancellation
    Feygin, G
    Nagaraj, K
    Chattopadhyay, R
    Herrera, R
    Papantonopoulos, I
    Martin, D
    Wu, P
    Pavan, S
    PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 153 - 156
  • [26] A 25-MS/S 8-BIT CMOS A/D CONVERTER FOR EMBEDDED APPLICATION
    PELGROM, MJM
    VONRENS, ACJ
    VERTREGT, M
    DIJKSTRA, MB
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (08) : 879 - 886
  • [27] A 96dB SFDR 50MS/s digitally enhanced CMOS pipeline A/D converter
    Nair, K
    Harjani, R
    2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 456 - 457
  • [28] A 50MS/s 12-bit CMOS pipeline A/D converter with nonlinear background calibration
    Yuan, J
    Farhat, N
    Van der Spiegel, J
    CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 399 - 402
  • [29] Design of a 2-GS/s 8-b self-calibrating ADC in 0.18μm CMOS technology
    Azzolini, C
    Boni, A
    Facen, A
    Parenti, M
    Vecchi, D
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1386 - 1389
  • [30] A 500-MS/s 8-b Low Power High Speed Asynchronous SAR ADC in 40-nm CMOS
    Ding, Bowen
    Miao, Peng
    Li, Fei
    2019 5TH INTERNATIONAL CONFERENCE ON FRONTIERS OF SIGNAL PROCESSING (ICFSP 2019), 2019, : 136 - 140
12345