3.25Gb/s injection locked CMOS clock recovery cell

被引：0
|
作者：
Gabara, Thaddeus [1 ]
机构：
[1] Bell Labs, Murray Hill, United States
来源：
Proceedings of the Custom Integrated Circuits Conference | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：521 / 524
相关论文
共 50 条
  • [1] A 3.25Gb/s injection locked CMOS clock recovery cell
    Gabara, T
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 521 - 524
  • [2] 40-Gb/s optical clock recovery using an injection-locked optoelectronic oscillator
    Tsuchida, H
    Suzuki, M
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2005, 17 (01) : 211 - 213
  • [3] A Half-Rate 100 Gb/s Injection-Locked Clock/Data Recovery Circuit
    Samavaty, Behzad
    Green, Michael M.
    2016 14TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2016,
  • [4] A 10-Gb/s CMOS clock and data recovery circuit using a secondary delay-locked loop
    Rhee, W
    Ainspan, H
    Rylov, S
    Rylyakov, A
    Beakes, M
    Friedman, D
    Gowda, S
    Soyuer, M
    PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 81 - 84
  • [5] A 10-gb/s CMOS clock and data recovery circuit
    Savoj, J
    Razavi, B
    2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2000, : 136 - 139
  • [6] A 10Gb/s injection-locked clock recovery circuit in 47GHz fT SiGeBiCMOS
    Zhan, JHC
    Duster, J
    Kornegay, K
    PROCEEDINGS OF THE 2005 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2005, : 94 - 97
  • [7] A CMOS clock recovery circuit for 2.5-Gb/s NRZ data
    Anand, SB
    Razavi, B
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (03) : 432 - 439
  • [8] A 16-Gb/s Injection-Locked CDR in Embedded Clock Receiver
    Kye, Chan-Ho
    Kang, Byung-Jun
    Jeong, Deog-Kyoon
    2018 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2018, : 506 - 508
  • [9] 40 Gb/s clock recovery based on optical phase-locked loop
    Department of Electronics Engineering, Tsinghua University, Beijing 100084, China
    Guangxue Xuebao, 2007, 8 (1382-1386): : 1382 - 1386
  • [10] 1.25-Gb/s 0.25-μm CMOS clock recovery based on phase- and frequency-locked loop
    Hu, Y
    Wang, ZG
    2003 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2003, : 179 - 182
12345