3.25Gb/s injection locked CMOS clock recovery cell

被引：0
|
作者：
Gabara, Thaddeus [1 ]
机构：
[1] Bell Labs, Murray Hill, United States
来源：
Proceedings of the Custom Integrated Circuits Conference | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：521 / 524
相关论文
共 50 条
  • [41] 10 Gb/s linear full-rate CMOS phase detector for clock data recovery circuit
    Yu, XP
    Do, MA
    Wu, R
    Yeo, KS
    Ma, JG
    Yan, GQ
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2005, 45 (02) : 191 - 196
  • [42] A 42.7Gb/s Optical Receiver With Digital Clock and Data Recovery in 28nm CMOS
    Kang, Hyungryul
    Kim, Inhyun
    Liu, Ruida
    Kumar, Ankur
    Yi, Il-Min
    Yuan, Yuan
    Huang, Zhihong
    Palermo, Samuel
    IEEE ACCESS, 2024, 12 : 109900 - 109911
  • [43] 10 Gb/s Linear Full-Rate CMOS Phase Detector for Clock Data Recovery Circuit
    X. P. Yu
    M. A. Do
    R. Wu
    K. S. Yeo
    J. G. Ma
    G. Q. Yan
    Analog Integrated Circuits and Signal Processing, 2005, 45 : 191 - 196
  • [44] A CMOS 10Gb/s clock and data recovery circuit with a novel adjustable KPD phase detector
    Chen, XY
    Green, MM
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, : 301 - 304
  • [45] A 2.5-Gb/s clock recovery circuit for NRZ data in 0.4-μm CMOS technology
    Anand, SB
    Razavi, B
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 379 - 382
  • [46] Equalization and clock and data recovery techniques for 10-gb/s CMOS serial-link receivers
    Gondi, Srikanth
    Razavi, Behzad
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (09) : 1999 - 2011
  • [47] A Wideband Injection Locked Quadrature Clock Generation and Distribution Technique for an Energy-Proportional 16-32 Gb/s Optical Receiver in 28 nm FDSOI CMOS
    Raj, Mayank
    Saeedi, Saman
    Emami, Azita
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (10) : 2446 - 2462
  • [48] A monolithic 10 Gb/s clock and data recovery circuit
    School of Physics Science and Technology, Nanjing Normal University, Nanjing, 210046, China
    不详
    Proc. China-Japan Jt. Microw. Conf., CJMW, 1600, (481-484):
  • [49] A Monolithic 10 Gb/s Clock and Data Recovery Circuit
    Hou Fenfei
    Cao Xiaowei
    2008 CHINA-JAPAN JOINT MICROWAVE CONFERENCE (CJMW 2008), VOLS 1 AND 2, 2008, : 436 - +
  • [50] A 8.7mW 5-Gb/s Clock and Data Recovery Circuit with 0.18-μm CMOS
    An, Taek-Joon
    Son, Kyung-Sub
    Kim, Young-Jin
    Kong, In-Seok
    Kang, Jin-Ku
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2329 - 2332
12345