STUDIES OF THE POSSIBILITY OF ELIMINATING THE CMOS LATCH-UP BY ELECTRON IRRADIATION.

被引：0
|
作者：
Huang Huiling
Xu Shouxiang
Qui Xingyong
Zhang Xiumiao
Su Jiuling
Bao Zongming
机构：
来源：
Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors | 1982年 / 3卷 / 06期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
TRANSISTORS
引用
收藏
页码：509 / 511
相关论文
共 50 条
  • [21] Nonstationary Single Event Latch-up in CMOS ICs
    Chumakov, Alexander, I
    Bobrovsky, Dmitry, V
    Pechenkin, Alexander A.
    Savchenkov, Dmitry, V
    Sorokoumov, Georgy S.
    2018 18TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2018, : 200 - 203
  • [22] LATCH-UP CONTROL IN CMOS INTEGRATED-CIRCUITS
    OCHOA, A
    DAWES, W
    ESTREICH, D
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1979, 26 (06) : 5065 - 5068
  • [23] ESD and latch-up reliability for nanometer CMOS technologies
    Duvvury, C
    Boselli, G
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 933 - 936
  • [24] Improvement of CMOS Latch-Up in Bootstrapping Circuit Application
    Tsai, Jung-Ruey
    Chang, Yi-Sheng
    Lin, Jui-Chang
    Bai, Shu-Ming
    Sheu, Gene
    Yang, Shao-Ming
    Wu, Chun-Hsien
    2014 INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2014,
  • [25] STRUCTURE TO PREVENT LATCH-UP OF CMOS DEVICES.
    Anon
    IBM technical disclosure bulletin, 1986, 28 (10):
  • [26] PREVENTING LATCH-UP IN CMOS LOGIC ICs.
    Nelmes, Guy
    New Electronics, 1987, 20 (02): : 65 - 66
  • [27] TECHNIQUES FOR LATCH-UP ANALYSIS IN CMOS ICS BASED ON SCANNING ELECTRON-MICROSCOPY
    CANALI, C
    GIANNINI, M
    ZANONI, E
    MICROELECTRONICS AND RELIABILITY, 1988, 28 (01): : 119 - 161
  • [28] Device simulation studies on latch-up effects in CMOS inverters induced by microwave pulse
    Chen, Jie
    Du, Zhengwei
    MICROELECTRONICS RELIABILITY, 2013, 53 (03) : 371 - 378
  • [29] OPTICALLY INDUCED LATCH-UP AND OTHER EFFECTS IN CMOS UVEPROMS
    HINDS, DJ
    STOKOE, JCD
    ELECTRONICS LETTERS, 1985, 21 (13) : 553 - 554
  • [30] ANALYSIS OF LATCH-UP HOLDING VOLTAGE FOR SHALLOW TRENCH CMOS
    GUPTA, RK
    SAKAI, I
    HU, C
    ELECTRONICS LETTERS, 1986, 22 (23) : 1261 - 1263
12345