Design of a reconfigurable VLSI processor for robot control based on bit-serial architecture

被引：0
|
作者：
Department of Electrical Engineering, Hachinohe Institute of Technology, Hachinohe, 031-8501, Japan [1 ]
不详 [2 ]
不详 [3 ]
不详 [4 ]
不详 [5 ]
机构：
来源：
Syst Comput Jpn | / 12卷 / 43-51期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] A bit-serial VLSI processor for Kernel-Based Classifiers
    Madrenas, J
    Moreno, JM
    Cabestany, J
    Seco, J
    NEURAL NETWORKS FOR SIGNAL PROCESSING VI, 1996, : 549 - 558
  • [2] Design of A Bit-Serial Artificial Neuron VLSI Architecture with Early Termination
    Chang, Yun-Nan
    Chen, Guan-Jhen
    2019 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2019, : 503 - 505
  • [3] A field-programmable VLSI based on an asynchronous bit-serial architecture
    Hariyama, Masanori
    Ishihara, Shota
    Wei, Chang Chia
    Karneyarna., Michitaka
    2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 380 - 383
  • [4] Path concepts for a reconfigurable bit-serial synchronous architecture
    Dittmann, F
    Rettberg, A
    Weber, R
    EMBEDDED AND UBIQUITOUS COMPUTING - EUC 2005, 2005, 3824 : 448 - 457
  • [5] Evaluation of a field-programmable VLSI based on an asynchronous bit-serial architecture
    Hariyama, Masanori
    Ishihara, Shota
    Kameyama, Michitaka
    IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (09) : 1419 - 1426
  • [6] BIT-SERIAL VLSI IMPLEMENTATION FOR AN OPTIMIZED TRANSMULTIPLEXER DESIGN
    CATTHOOR, F
    DEMAN, H
    VANDEWALLE, J
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 1987, 15 (03) : 281 - 303
  • [7] VLSI ARCHITECTURE OF BIT-SERIAL QUASI-CYCLIC ENCODERS
    WANG, Q
    ELGUIBALY, FH
    BHARGAVA, VK
    ELECTRONICS LETTERS, 1986, 22 (22) : 1170 - 1171
  • [8] A reconfigurable bit-serial VLSI systolic array neuro-chip
    Murtagh, PJ
    Tsoi, AC
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1997, 44 (01) : 53 - 70
  • [9] Field-programmable VLSI based on a bit-serial fine-grain architecture
    Hariyama, Masanori
    Chong, Weisheng
    Kameyama, Michitaka
    IEICE Transactions on Electronics, 2004, E87-C (11) : 1897 - 1902
  • [10] Field-programmable VLSI based on a bit-serial fine-grain architecture
    Hariyama, M
    Chong, WS
    Kameyama, M
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (11): : 1897 - 1902
12345