Design of a reconfigurable VLSI processor for robot control based on bit-serial architecture

被引：0
|
作者：
Department of Electrical Engineering, Hachinohe Institute of Technology, Hachinohe, 031-8501, Japan [1 ]
不详 [2 ]
不详 [3 ]
不详 [4 ]
不详 [5 ]
机构：
来源：
Syst Comput Jpn | / 12卷 / 43-51期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] BIT-SERIAL CORDIC CIRCUITS FOR USE IN A VLSI SILICON COMPILER
    HARBER, RG
    LI, J
    HU, X
    BASS, SC
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 154 - 157
  • [42] BIT-SERIAL SYSTOLIC SORTING - GENERAL COMPLEXITIES AND AN IMPLEMENTATION IN VLSI
    LI, HF
    JAYAKUMAR, R
    SUN, X
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1987, 134 (03): : 125 - 132
  • [43] A Versatile Reconfigurable Bit-Serial Multiplier Architecture in Finite Fields GF(2m)
    Nikooghadam, Morteza
    Malekian, Ehsan
    Zakerolhosseini, Ali
    ADVANCES IN COMPUTER SCIENCE AND ENGINEERING, 2008, 6 : 227 - 234
  • [44] Non-synchronous control of bit-serial video signal processor array architectures
    Riocreux, PA
    Yates, RB
    INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, PROCEEDINGS - VOL II, 1996, : 165 - 168
  • [45] PARALLEL DFT COMPUTATION ON BIT-SERIAL SYSTOLIC PROCESSOR ARRAYS
    JONES, KJ
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1993, 140 (01): : 10 - 18
  • [46] DESIGN ALTERNATIVES FOR ADAPTIVE DIGITAL LATTICE FILTERS AND A NEW BIT-SERIAL ARCHITECTURE
    KONSTANTINIDES, K
    KANOPOULOS, N
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1987, 34 (07): : 737 - 742
  • [47] Low-cost Advanced Encryption Standard (AES) VLSI architecture: A minimalist bit-serial approach
    Hernandez, OJ
    Sodon, T
    Adel, M
    PROCEEDINGS OF THE IEEE SOUTHEASTCON 2004: EXCELLENCE IN ENGINEERING, SCIENCE, AND TECHNOLOGY, 2005, : 121 - 125
  • [48] THE DESIGN OF A BIT-SERIAL COPROCESSOR TO PERFORM MULTIPLICATION AND DIVISION ON A MASSIVELY PARALLEL ARCHITECTURE
    MORLEY, RE
    CHRISTENSEN, GE
    SULLIVAN, TJ
    SYSTOLIC ARRAY PROCESSORS, 1989, : 497 - 503
  • [49] Low Power Decimator Design Using Bit-Serial Architecture for Biomedical Applications
    Scholfield, Kristin
    Chen, Tom
    INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTIST, IMECS 2012, VOL II, 2012, : 1185 - 1189
  • [50] A comparison of bit-serial and multi-bit processor elements in a real-time signal processing SIMD architecture
    Astrom, A
    Hall, M
    Edman, A
    3RD INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 1996, : 245 - 250
12345