Design of a reconfigurable VLSI processor for robot control based on bit-serial architecture

被引：0
|
作者：
Department of Electrical Engineering, Hachinohe Institute of Technology, Hachinohe, 031-8501, Japan [1 ]
不详 [2 ]
不详 [3 ]
不详 [4 ]
不详 [5 ]
机构：
来源：
Syst Comput Jpn | / 12卷 / 43-51期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] Reconfigurable VLSI architecture for FFT processor
    Sung, Tze-Yun
    Hsin, Hsi-Chin
    Ko, Lu-Ting
    WSEAS Transactions on Circuits and Systems, 2009, 8 (06): : 465 - 474
  • [32] Reconfigurable VLSI Architecture for FFT Processor
    Sung, Tze-Yun
    Hsin, Hsi-Chin
    KO, LU-TING
    MUSP '06: PROCEEDINGS OF THE 9TH WSEAS INTERNATIONAL CONFERENCE ON MULTIMEDIA SYSTEMS AND SIGNAL PROCESSING, 2009, : 79 - +
  • [33] Optimizing Bit-Serial Matrix Multiplication for Reconfigurable Computing
    Umuroglu, Yaman
    Conficconi, Davide
    Rasnayake, Lahiru
    Preusser, Thomas B.
    Sjalander, Magnus
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2019, 12 (03)
  • [34] Low-Power Multiple-Valued Reconfigurable VLSI Based on Superposition of Bit-Serial Data and Current-Source Control Signals
    Ishikawa, Akitaka
    Okada, Nobuaki
    Kameyama, Michitaka
    40TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC ISMVL 2010, 2010, : 179 - 184
  • [35] RECONFIGURABLE TESTABLE BIT-SERIAL MULTIPLIER FOR DSP APPLICATIONS
    BAYOUMI, MA
    YANG, CH
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1989, 136 (06): : 517 - 523
  • [36] AN EFFICIENT BIT-SERIAL FIR FILTER ARCHITECTURE
    LIM, YC
    EVANS, JB
    LIU, B
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1995, 14 (05) : 639 - 651
  • [37] Bit-Serial CORDIC: Architecture and Implementation Improvements
    Lofgren, Johan
    Nilsson, Peter
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 65 - 68
  • [38] Design of a bit-serial floating point unit for a fine grained parallel processor array
    Schimmler, M
    Schmidt, B
    Lang, HW
    PDPTA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS 1-4, 2003, : 255 - 261
  • [39] BIT-SERIAL VLSI SORTER WITH HIGH-RELIABILITY SPECIFICATIONS
    ADAMIDES, ED
    TSALIDES, PG
    THANAILAKIS, A
    MICROPROCESSING AND MICROPROGRAMMING, 1994, 40 (08): : 523 - 536
  • [40] A BIT-SERIAL VLSI ARCHITECTURAL METHODOLOGY FOR SIGNAL-PROCESSING
    LYON, RF
    COMPUTER NETWORKS AND ISDN SYSTEMS, 1982, 6 (03): : 228 - 228
12345