Research on testing pattern generation for digital circuits using satisfiability approach

被引：0
|
作者：
Zeng, C.B.
Chen, G.J.
机构：
来源：
| 2001年 / Science Press卷 / 22期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] A NEW DATA STRUCTURE TO SOLVE THE SATISFIABILITY PROBLEM IN DIGITAL CIRCUITS
    HENFTLING, M
    WITTMANN, H
    AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1995, 49 (01): : 29 - 36
  • [22] Debugging sequential circuits using Boolean satisfiability
    Ali, MF
    Veneris, A
    Safarpour, S
    Drechsler, R
    Smith, A
    Abadir, M
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 204 - 209
  • [23] Debugging sequential circuits using Boolean Satisfiability
    Ali, MF
    Veneris, A
    Safarpour, S
    Abadir, M
    Drechsler, R
    Smith, A
    5TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION: COMMON CHALLENGES AND SOLUTIONS, PROCEEDINGS, 2005, : 44 - 49
  • [24] Parallel test generation for combinational circuits based on Boolean satisfiability
    Sun, YZ
    Wei, DZ
    NINTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1996, : 267 - 270
  • [25] Enhanced Metaheuristic Approach in Pattern Satisfiability Problem
    Mansor, Mohd. Asyraf
    Sathasivam, Saratha
    Kasihmuddin, Mohd Shareduwan Mohd
    PROCEEDING OF THE 25TH NATIONAL SYMPOSIUM ON MATHEMATICAL SCIENCES (SKSM25): MATHEMATICAL SCIENCES AS THE CORE OF INTELLECTUAL EXCELLENCE, 2018, 1974
  • [26] Efficient Satisfiability Solving Algorithms for Test Pattern Generation
    Drechsler, Rolf
    Eggersgluess, Stephan
    Fey, Goerschwin
    Schloeffel, Juergen
    Tille, Daniel
    IT-INFORMATION TECHNOLOGY, 2009, 51 (02): : 102 - 111
  • [27] Intelligent Automatic Test Pattern Generation for Digital Circuits Based on Reinforcement Learning
    Li, Wenxing
    Lyu, Hongqin
    Liang, Shengwen
    Wang, Tiancheng
    Tian, Pengyu
    Li, Huawei
    2023 IEEE 32ND ASIAN TEST SYMPOSIUM, ATS, 2023, : 7 - 12
  • [28] 9-V ALGORITHM FOR TEST PATTERN GENERATION OF COMBINATIONAL DIGITAL CIRCUITS
    CHA, CW
    DONATH, WE
    OZGUNER, F
    IEEE TRANSACTIONS ON COMPUTERS, 1978, 27 (03) : 193 - 200
  • [29] Automatic Test Pattern Generation for timing verification and delay testing of RSFQ circuits
    Wang, Fangzhou
    Gupta, Sandeep
    2019 IEEE 37TH VLSI TEST SYMPOSIUM (VTS), 2019,
  • [30] STRUCTURAL TESTING OF DIGITAL CIRCUITS
    KREUWELS, WGJ
    PHILIPS TECHNICAL REVIEW, 1975, 35 (10): : 261 - 270
12345