SEU and latch-up results on transputers

被引：0
|
作者：
CNES, Toulouse, France [1 ]
机构：
来源：
IEEE Trans Nucl Sci | / 3 pt 1卷 / 893-898期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] ANALYSIS OF THE HOLDING CURRENT IN CMOS LATCH-UP
    MATINO, H
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1985, 29 (06) : 588 - 592
  • [32] LATCH-UP IN CMOS INTEGRATED-CIRCUITS
    GREGORY, BL
    SHAFER, BD
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1973, NS20 (06) : 293 - 299
  • [33] Improve Latch-up Immunity by Circuit Solution
    Tsai, Hui-Wen
    Ker, Ming-Dou
    PROCEEDINGS OF THE 22ND INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2015), 2015, : 527 - 530
  • [34] A DISCUSSION OF THE ROLE OF DISTRIBUTED EFFECTS IN LATCH-UP
    OCHOA, A
    DRESSENDORFER, PV
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1981, 28 (06) : 4292 - 4294
  • [35] LATCH-UP AND IMAGE CROSSTALK SUPPRESSION BY INTERNAL GETTERING
    ANAGNOSTOPOULOS, CN
    NELSON, ET
    LAVINE, JP
    WONG, KY
    NICHOLS, DN
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (01) : 91 - 97
  • [36] SUBTHRESHOLD LATCH-UP IN MOS THYRISTOR AND MCT DEVICES
    SANCHEZ, JL
    TRANDUC, H
    ROSSEL, P
    CHARITAT, G
    BEHRENS, FH
    JOURNAL DE PHYSIQUE III, 1995, 5 (01): : 11 - 32
  • [37] AN EFFICIENT NUMERICAL-MODEL OF CMOS LATCH-UP
    PINTO, MR
    DUTTON, RW
    IEEE ELECTRON DEVICE LETTERS, 1983, 4 (11) : 414 - 417
  • [38] LATCH-UP ELIMINATION IN BULK CMOS LSI CIRCUITS
    SCHROEDER, JE
    OCHOA, A
    DRESSENDORFER, PV
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1980, 27 (06) : 1735 - 1738
  • [39] A VERIFIED PROTON-INDUCED LATCH-UP IN SPACE
    ADAMS, L
    DALY, EJ
    HARBOESORENSEN, R
    NICKSON, R
    HAINES, J
    SCHAFER, W
    CONRAD, M
    GRIECH, H
    MERKEL, J
    SCHWALL, T
    HENNECK, R
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1992, 39 (06) : 1804 - 1808
  • [40] Trench IGBT behaviour near to latch-up conditions
    Müller, A
    Pfirsch, F
    Silber, D
    PROCEEDINGS OF THE 17TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2005, : 255 - 258
12345