SEU and latch-up results on transputers

被引：0
|
作者：
CNES, Toulouse, France [1 ]
机构：
来源：
IEEE Trans Nucl Sci | / 3 pt 1卷 / 893-898期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] MODELING OF DEPLOYMENT MECHANISMS FOR LATCH-UP SHOCKS
    NATARAJU, BS
    CHINNASAMY, R
    KRISHNAMURTHY, TS
    BONDE, DH
    ESA JOURNAL-EUROPEAN SPACE AGENCY, 1989, 13 (04): : 393 - 400
  • [22] CHARACTERISTICS OF DESTRUCTION FROM LATCH-UP IN CMOS
    COPPAGE, FN
    EVANS, DC
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1977, 24 (06) : 2226 - 2229
  • [23] PREVENTION OF CMOS LATCH-UP BY GOLD DOPING
    DAWES, WR
    DERBENWICK, GF
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1976, 23 (06) : 2027 - 2030
  • [24] CHARACTERIZATION OF LATCH-UP FREE CMOS STRUCTURES
    SAKAI, Y
    TADAKI, Y
    KAWAMOTO, Y
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (8B) : C445 - C445
  • [25] TEST THE LATCH-UP TENDENCY OF CMOS DEVICES
    HARMAN, HL
    EDN, 1986, 31 (16) : 201 - 201
  • [26] CELL GEOMETRY EFFECT ON IGT LATCH-UP
    YILMAZ, H
    IEEE ELECTRON DEVICE LETTERS, 1985, 6 (08) : 419 - 421
  • [27] TRANSIENT CHARACTERISTICS OF LATCH-UP IN BULK CMOS
    AOKI, T
    KASAI, R
    HORIGUCHI, S
    ELECTRONICS LETTERS, 1983, 19 (19) : 758 - 759
  • [28] LATCH-UP FREE CMOS STRUCTURE.
    Anon
    IBM technical disclosure bulletin, 1986, 28 (09): : 4166 - 4167
  • [29] COMPUTERIZED CMOS LATCH-UP CHARACTERIZATION.
    Claudius, G.
    Lohia, R.
    Kolacinski, W.
    Semiconductor International, 1985, 8 (09) : 180 - 182
  • [30] DESIGN OF IGBTS FOR LATCH-UP FREE OPERATION
    ZENG, J
    MAWBY, PA
    TOWERS, MS
    BOARD, K
    HU, ZR
    SOLID-STATE ELECTRONICS, 1994, 37 (08) : 1471 - 1475
12345