共 50 条
- [1] Gate voltage reduction of a ferroelectric gate field-effect transistor memory with an intermediate electrode on data-reading [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2003, 42 (4A): : L365 - L368
- [2] Operation of ferroelectric gate field-effect transistor memory with intermediate electrode using polycrystalline capacitor and metal-oxide-semiconductor field-effect transistor [J]. Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2006, 45 (9 B): : 7341 - 7344
- [3] Operation of ferroelectric gate field-effect transistor memory with intermediate electrode using polycrystalline capacitor and metal-oxide-semiconductor field-effect transistor [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (9B): : 7341 - 7344
- [4] Retention and read endurance characteristics of a ferroelectric gate field effect transistor memory with an intermediate electrode [J]. Khoa, T.D. (horita@jaist.ac.jp), 1600, Japan Society of Applied Physics (43):
- [9] Simulation of a Recessed Channel Ferroelectric-Gate Field-Effect Transistor with a Dual Ferroelectric Gate Stack for Memory Application [J]. 2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,