共 50 条
- [1] Gate voltage reduction of a ferroelectric gate field-effect transistor memory with an intermediate electrode on data-reading [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2003, 42 (4A): : L365 - L368
- [2] Gate voltage reduction of a ferroelectric gate field-effect transistor memory with an intermediate electrode on data-reading [J]. Japanese Journal of Applied Physics, Part 2: Letters, 2003, 42 (4 A):
- [3] Operation of ferroelectric gate field-effect transistor memory with intermediate electrode using polycrystalline capacitor and metal-oxide-semiconductor field-effect transistor [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (9B): : 7341 - 7344
- [4] Operation of ferroelectric gate field-effect transistor memory with intermediate electrode using polycrystalline capacitor and metal-oxide-semiconductor field-effect transistor [J]. Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2006, 45 (9 B): : 7341 - 7344
- [8] Fabrication of Polycrystalline Ferroelectric Gate FET Memory with an Intermediate Electrode [J]. 2006 15TH IEEE INTERNATIONAL SYMPOSIUM ON APPLICATIONS OF FERROELECTRICS, 2007, : 86 - 89
- [9] One transistor ferroelectric memory devices with improved retention characteristics [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2002, 41 (11B): : 6890 - 6894