High-level area and power estimation for VLSI circuits

被引：0
|
作者：
IEEE, Santa Clara, CA 95052, United States [1 ]
不详 [2 ]
不详 [3 ]
机构：
来源：
IEEE Trans Comput Aided Des Integr Circuits Syst | / 6卷 / 697-713期
基金：
美国国家科学基金会;
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] High-level area and power estimation for VLSI circuits
    Nemani, M
    Najm, FN
    1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 114 - 119
  • [2] High-level area and power estimation for VLSI circuits
    Nemani, M
    Najm, FN
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (06) : 697 - 713
  • [3] High-level power estimation of VLSI systems
    Fornaciari, W
    Gubian, P
    Sciuto, D
    Silvano, C
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1804 - 1807
  • [4] Delay estimation of VLSI circuits from a high-level view
    Nemani, M
    Najm, FN
    1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 591 - 594
  • [5] Leakage current aware high-level estimation for VLSI circuits
    Li, F
    He, L
    Basile, JM
    Patel, R
    Ramamurthy, H
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (06): : 747 - 755
  • [6] High-level area prediction for power estimation
    Nemani, M
    Najm, FN
    PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 483 - 486
  • [7] FROM HIGH-LEVEL DESCRIPTIONS TO VLSI CIRCUITS
    STAUNSTRUP, J
    GREENSTREET, MR
    BIT, 1988, 28 (03): : 620 - 638
  • [8] High-level area estimation
    Büyüksahin, KM
    Najm, FN
    ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, : 271 - 274
  • [9] High-level power estimation and the area complexity of Boolean functions
    Nemani, M
    Najm, FN
    1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 329 - 334
  • [10] Neural network macromodel for high-level power estimation of CMOS circuits
    Qiang, W
    Cao, Y
    Yan, YY
    Gao, X
    PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON NEURAL NETWORKS AND BRAIN, VOLS 1-3, 2005, : 1009 - 1014
12345