Quantitative projections of reliability and performance for low-k/Cu interconnect systems

被引：0
|
作者：
Banerjee, Kaustav [1 ]
Mehrotra, Amit [1 ]
Hunter, William [1 ]
Saraswat, Krishna C. [1 ]
Goodson, Kenneth E. [1 ]
Wong, S.Simon [1 ]
机构：
[1] Stanford Univ, Stanford, United States
来源：
Annual Proceedings - Reliability Physics (Symposium) | 2000年
关键词：
Copper - Dielectric materials - Electric lines - Electric network analysis - Electric network synthesis - Electromigration - Optimization;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
A method for quantitative analysis of three role of electromigration (EM) reliability and interconnect performance in determining the optimal interconnect design in low-k/Cu interconnect systems is presented. EM design limits for signal lines are analyzed. Results show that these limits are satisfied once interconnect performance is optimized.
引用
收藏
页码：354 / 358
相关论文
共 50 条
  • [1] Reliability of low-k interconnect dielectrics
    Haase, Gaddi
    2012 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2012, : 35 - 35
  • [2] Mesoporous SiO2 as low-k dielectric for integration in Cu/low-k interconnect systems
    Fruehauf, Swantje
    Schulz, Stefan E.
    Gessner, Thomas
    VAKUUM IN FORSCHUNG UND PRAXIS, 2006, 18 : 31 - 36
  • [3] Localization of Cu/Low-k Interconnect Reliability Defects by Pulsed Laser Induced Technique
    Tan, T. L.
    Quah, A. C. T.
    Gan, C. L.
    Phang, J. C. H.
    Chua, C. M.
    Ng, C. M.
    Du, A. -Y.
    ISTFA 2007, 2007, : 156 - +
  • [4] Packaging effects of Cu/Low-k interconnect structure
    Hsieh, Ming-Che
    EUROSIME 2007: THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, PROCEEDINGS, 2007, : 363 - 367
  • [5] Modeling process impact on Cu/Low k interconnect performance and reliability
    Xu, Xiaopeng
    Rollins, Greg
    Lin, Xiao
    Pramanik, Dipu
    SIXTEENTH BIENNIAL UNIVERSITY/GOVERNMENT/INDUSTRY MICROELECTRONICS SYMPOSIUM, PROCEEDINGS, 2006, : 65 - +
  • [6] Technology reliability qualification of a 65nm CMOS Cu/Low-k BEOL interconnect
    Chen, F.
    Li, B.
    Lee, T.
    Christiansen, C.
    Gill, J.
    Angyal, M.
    Shinosky, M.
    Burke, C.
    Hasting, W.
    Austin, R.
    Sullivan, T.
    Badami, D.
    Aitken, J.
    IPFA 2006: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2006, : 97 - +
  • [7] Impact of fabrication process, layout variation and packaging process on Cu/Low-k interconnect reliability
    Karmarkar, Aditya
    Xu, Xiaopeng
    Pramanik, Dipu
    Lin, Xi-Wei
    Rollins, Greg
    Lin, Xiao
    MATERIALS, PROCESSES, INTEGRATION AND RELIABILITY IN ADVANCED INTERCONNECTS FOR MICRO- AND NANOELECTRONICS, 2007, 990 : 267 - 272
  • [8] The analysis of dielectric breakdown in Cu/low-k interconnect system
    Hwang, Nam
    Tan, Tam Lyn
    Cheng, Cheng Kuo
    Du, An Yan
    Gan, Chee Lip
    Kwong, Dim Lee
    ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 399 - +
  • [9] Triaxial stress distributions in Cu/low-k interconnect features
    Murray, Conal E.
    Besser, Paul R.
    Ryan, E. Todd
    Jordan-Sweet, Jean L.
    APPLIED PHYSICS LETTERS, 2011, 98 (06)
  • [10] Experimental and Numerical Investigations on Cu/low-k Interconnect Reliability during Copper Pillar Shear Test
    Sart, Clement
    Gallois-Garreignot, Sebastien
    Fiori, Vincent
    Kermarrec, Olivier
    Moutin, Caroline
    Tavernier, Clement
    Jaouen, Herve
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 1594 - 1598
12345