Low-power greedy state pair grouping algorithm and power reduction estimation for finite state machine

被引：0
|
作者：
Wang, Chua-Chin [1 ]
Fan, Yang-Lin [1 ]
机构：
[1] Natl Sun Yat-Sen Univ, Kaohsiung, Taiwan
来源：
Proceedings of the National Science Council, Republic of China, Part A: Physical Science and Engineering | 1996年 / 20卷 / 06期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
11
引用
收藏
页码：641 / 650
相关论文
共 50 条
  • [21] PLD FOR STATE-MACHINE DESIGNS FEATURES LOW-POWER OPERATION
    TUCK, B
    COMPUTER DESIGN, 1991, 30 (07): : 117 - 117
  • [22] Partitioning based approach for finite state machine state encoding targeting low power
    Reddy, PN
    Chattopadhyay, S
    IETE JOURNAL OF RESEARCH, 2003, 49 (06) : 379 - 385
  • [23] A semi-gray encoding algorithm for low-power state assignment
    Chen, CH
    Zhao, J
    Ahmadi, M
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 389 - 392
  • [24] Finite state machine state assignment for area and power minimization
    El-Maleh, Aiman
    Sait, Sadiq M.
    Khan, Faisal Nawaz
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5303 - +
  • [25] An embedded low power reconfigurable fabric for finite state machine operations
    Liu, Zhenyu
    Arslan, Tughrul
    Erdogan, Ahmet T.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4371 - +
  • [26] A Partitioning Tool for Designing Low-Power Partitioned Finite-State Machines
    Oliveira, Duarte L.
    Dalalio, Gabriel
    Ferreira, Luiz S.
    Batista, Gracieth C.
    2022 IEEE ANDESCON, 2022, : 25 - 30
  • [27] A low-power architecture for Extended Finite State Machines using input gating
    Huang, SY
    Liu, CJ
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (12) : 3109 - 3115
  • [28] Switching activity estimation of finite state machines for low power synthesis
    Kerttu, M
    Lindgren, P
    Thornton, M
    Drechsler, R
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 65 - 68
  • [29] State encoding for low-power FSMs in FPGA
    Mengibar, L
    Entrena, L
    Lorenz, MG
    Sánchez-Reillo, R
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 31 - 40
  • [30] State Assignment and Polarity Selection for Low Dynamic Power and Testable Finite State Machine Synthesis
    Chaudhury, Saurabh
    Rao, J. Srinivas
    Chattopadhyay, Santanu
    JOURNAL OF LOW POWER ELECTRONICS, 2009, 5 (04) : 464 - 473
12345