Low-power greedy state pair grouping algorithm and power reduction estimation for finite state machine

被引：0

|

作者：

Wang, Chua-Chin ^{[1
]}

Fan, Yang-Lin ^{[1
]}

机构：

[1] Natl Sun Yat-Sen Univ, Kaohsiung, Taiwan

来源：

Proceedings of the National Science Council, Republic of China, Part A: Physical Science and Engineering | 1996年 / 20卷 / 06期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

11

引用

收藏

页码：641 / 650

相关论文

共 50 条

[31] Synthesis tool for low-power finite-state machines with mixed synchronous/asynchronous state memory
Cao, C.
O'Nils, M.
Oelmann, B.
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (04): : 243 - 248
[32] State encoding of finite state machines for low power design
Chen, DS
Sarrafzadeh, M
Yeap, GKH
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1996, 6 (06) : 649 - 661
[33] State assignment of finite state machines for low power applications
Natl Chung-Hsing Univ, Taichung, Taiwan
Electron Lett, 25 (2323-2324):
[34] State assignment of finite state machines for low power applications
Wang, SJ
Horng, MD
ELECTRONICS LETTERS, 1996, 32 (25) : 2323 - 2324
[35] A NEW ALGORITHM FOR POWER SYSTEM STATE ESTIMATION
RAMARAO, N
KRISHNA, GM
MOHAMMED, MAF
PROCEEDINGS OF THE IEEE, 1982, 70 (10) : 1244 - 1245
[36] A parallel algorithm to power systems state estimation
Carvalho, JB
Barbosa, FM
POWERCON '98: 1998 INTERNATIONAL CONFERENCE ON POWER SYSTEM TECHNOLOGY - PROCEEDINGS, VOLS 1 AND 2, 1998, : 1213 - 1217
[37] ALGORITHM FOR STATE ESTIMATION IN POWER-SYSTEMS
JOHNSSON, SL
IEEE TRANSACTIONS ON POWER APPARATUS AND SYSTEMS, 1974, PA93 (01): : 5 - 5
[38] Low power state assignment and flipflop selection for finite state machine synthesis - a genetic algorithmic approach
Chattopadhyay, S
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2001, 148 (4-5): : 147 - 151
[39] Automatic synthesis of low-power gated-clock finite-state machines
Benini, L
DeMicheli, G
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (06) : 630 - 643
[40] Liquid State Machine With Dendritically Enhanced Readout for Low-Power, Neuromorphic VLSI Implementations
Roy, Subhrajit
Banerjee, Amitava
Basu, Arindam
IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2014, 8 (05) : 681 - 695

← 1 2 3 4 5 →