Data-flow processor for real-time low-level image processing

被引:0
|
作者
Quenot, G.
Zavidovique, B.
机构
来源
EURO ASIC | 1991年
关键词
D O I
10.1109/EUASIC.1991.212887
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [41] SAR DATA-PROCESSING ON DATA-FLOW IMAGE-PROCESSING SYSTEM (NEDIPS)
    OTA, R
    KASHIHARA, H
    ITO, N
    NAKADA, K
    KATO, S
    NOHMI, H
    NEC RESEARCH & DEVELOPMENT, 1983, (68): : 61 - 66
  • [42] A reconfigurable data-flow architecture for a class of image processing applications
    Sinha, A
    Neogi, S
    Maiti, K
    1ST IEEE INTERNATIONAL CONFERENCE ON CIRCUITS AND SYSTEMS FOR COMMNICATIONS, PROCEEDINGS, 2002, : 460 - 463
  • [43] PROGRAMMING AND VERIFYING REAL-TIME SYSTEMS BY MEANS OF THE SYNCHRONOUS DATA-FLOW LANGUAGE LUSTER
    HALBWACHS, N
    LAGNIER, F
    RATEL, C
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1992, 18 (09) : 785 - 793
  • [44] Mixed signal SIMD processor array vision chip for real-time image processing
    Stephen J. Carey
    David R. W. Barr
    Bin Wang
    Alexey Lopich
    Piotr Dudek
    Analog Integrated Circuits and Signal Processing, 2013, 77 : 385 - 399
  • [45] Flexible VLIW processor based on FPGA for efficient embedded real-time image processing
    Vincent Brost
    Fan Yang
    Charles Meunier
    Journal of Real-Time Image Processing, 2014, 9 : 47 - 59
  • [46] A hardware accelerator to support deep learning processor units in real-time image processing
    Cittadini, Edoardo
    Marinoni, Mauro
    Buttazzo, Giorgio
    ENGINEERING APPLICATIONS OF ARTIFICIAL INTELLIGENCE, 2025, 145
  • [47] SliM-II: A linear array SIMD processor for real-time image processing
    Chang, H
    Lee, C
    Sunwoo, MH
    1997 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, 1997, : 132 - 137
  • [48] Mixed signal SIMD processor array vision chip for real-time image processing
    Carey, Stephen J.
    Barr, David R. W.
    Wang, Bin
    Lopich, Alexey
    Dudek, Piotr
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 77 (03) : 385 - 399
  • [49] Real-time image processing of TOF range images using a reconfigurable processor system
    Hussmann, S.
    Knoll, F.
    Edeler, T.
    VIDEOMETRICS, RANGE IMAGING, AND APPLICATIONS XI, 2011, 8085
  • [50] A multi matrix-processor core architecture for real-time image processing SoC
    Mizumoto, Katsuya
    Tanizaki, Tetsushi
    Kobayashi, Soichi
    Nakajima, Masarni
    Gyohten, Takayuki
    Yarnasaki, Hiroyuki
    Noda, Hideyuki
    Higashida, Motoki
    Okuno, Yoshihiro
    Arimoto, Kazutarni
    2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 180 - 183