SliM-II: A linear array SIMD processor for real-time image processing

被引:0
|
作者
Chang, H [1 ]
Lee, C [1 ]
Sunwoo, MH [1 ]
机构
[1] Ajou Univ, Sch Elect & Elect Engn, Paldal Ku, Suwon 442749, South Korea
关键词
D O I
10.1109/ICPADS.1997.652540
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes architectures and design of a linear array processor chip called a SliM-II Image Processor, The chip has a linear array of 64 processing elements (PEs). In contrast to existing array processors, each PE has a multiplier that is quire effective for convolution, template matching, etc. The instruction set can execute att ALO; a data I/O, and an inter-PE communication operations simultaneously in an instruction cycle, In addition, during the ALU/multiplier operation, SliM-II provides parallel data load/store between the register file and on-chip memory as in DSP chips. The SliM-II contains about 1.5 million transistors in a 13.2 x 13.0 mm(2) core size and the package type is 208 pin PQ2. The performance estimation shows a significant improvement for algorithms requiring multiplications compared with existing array processors.
引用
收藏
页码:132 / 137
页数:6
相关论文
共 50 条
  • [1] A linear array parallel image processor: SliM-II
    Chang, HM
    Ong, SW
    Sunwoo, MH
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 1997, : 34 - 41
  • [2] A general purpose SliM-II image processor
    Chang, HM
    Ong, S
    Lee, C
    Sunwoo, MH
    Cho, TH
    CAMP'97 - FOURTH IEEE INTERNATIONAL WORKSHOP ON COMPUTER ARCHITECTURE FOR MACHINE PERCEPTION, PROCEEDINGS, 1997, : 253 - 259
  • [3] Mixed signal SIMD processor array vision chip for real-time image processing
    Carey, Stephen J.
    Barr, David R. W.
    Wang, Bin
    Lopich, Alexey
    Dudek, Piotr
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 77 (03) : 385 - 399
  • [4] Mixed signal SIMD processor array vision chip for real-time image processing
    Stephen J. Carey
    David R. W. Barr
    Bin Wang
    Alexey Lopich
    Piotr Dudek
    Analog Integrated Circuits and Signal Processing, 2013, 77 : 385 - 399
  • [5] SIMPil-K: a SIMD reconfigurable platform processor for real-time image processing
    Fabiano, F. S.
    Gentile, A.
    Sorbello, F.
    4TH INTERNATIONAL INDUSTRIAL SIMULATION CONFERENCE 2006, 2006, : 290 - +
  • [6] A Linear Systolic Array for Real-Time Morphological Image Processing
    K.I. Diamantaras
    S.Y. Kung
    Journal of VLSI signal processing systems for signal, image and video technology, 1997, 17 : 43 - 55
  • [7] A linear systolic array for real-time morphological image processing
    Diamantaras, KI
    Kung, SY
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1997, 17 (01): : 43 - 55
  • [8] SIMD massively parallel processing system for real-time image processing
    Chen, XC
    Zhang, M
    Yao, QD
    Liu, JL
    Ye, H
    Wu, S
    Li, DX
    Zhang, Y
    Ding, L
    Yao, ZY
    Yang, WJ
    Pan, QH
    INTERNATIONAL SYMPOSIUM ON MULTISPECTRAL IMAGE PROCESSING, 1998, 3545 : 596 - 599
  • [9] A programmable image processor for real-time image processing applications
    Siyal, MY
    Fathy, M
    MICROPROCESSORS AND MICROSYSTEMS, 1999, 23 (01) : 35 - 41
  • [10] A Scalable Massively Parallel Processor for Real-Time Image Processing
    Kurafuji, Takashi
    Haraguchi, Masaru
    Nakajima, Masami
    Nishijima, Tetsu
    Tanizaki, Tetsushi
    Yamasaki, Hiroyuki
    Sugimura, Takeaki
    Imai, Yuta
    Ishizaki, Masakatsu
    Kumaki, Takeshi
    Murata, Kan
    Yoshida, Kanako
    Shimomura, Eisuke
    Noda, Hideyuki
    Okuno, Yoshihiro
    Kamijo, Shunsuke
    Koide, Tetsushi
    Mattausch, Hans Juergen
    Arimoto, Kazutami
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (10) : 2363 - 2373