Re-synthesis for testability of redundant combinational circuits

被引：0

|

作者：

Evans, A.H. ^{[1
]}

Macii, E. ^{[1
]}

Poncino, M. ^{[1
]}

机构：

[1] Univ of California, La Jolla, United States

来源：

Microcomputer Applications | 1998年 / 17卷 / 01期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

收藏

页码：8 / 11

相关论文

共 50 条

[1] Design error diagnosis with re-synthesis in combinational circuits
Ubar, R
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2003, 19 (01): : 73 - 82
[2] Design Error Diagnosis with Re-Synthesis in Combinational Circuits
Raimund Ubar
Journal of Electronic Testing, 2003, 19 : 73 - 82
[3] A STUDY FOR TESTABILITY OF REDUNDANT FAULTS IN COMBINATIONAL-CIRCUITS USING DELAY EFFECTS
YU, XQ
TAKAHASHI, H
TAKAMATSU, Y
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1995, E78D (07) : 822 - 829
[4] Testability-driven layout of combinational circuits
Ravikumar, CP
Sharma, N
VLSI DESIGN, 1998, 7 (04) : 347 - 352
[5] ANALYSIS OF SIGNATURE TESTABILITY OF COMBINATIONAL-CIRCUITS
DJACHENKO, ON
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1990, (05): : 85 - 89
[6] Identification of Redundant Faults in Combinational Circuits
Minamiyama, Tetsuro
Takamatsu, Yuzo
Systems and Computers in Japan, 2000, 31 (06) : 65 - 72
[7] FAULT FOLDING FOR IRREDUNDANT AND REDUNDANT COMBINATIONAL CIRCUITS
TO, K
IEEE TRANSACTIONS ON COMPUTERS, 1973, C-22 (11) : 1008 - 1015
[8] A NEW MODEL FOR COMPUTATION OF PROBABILISTIC TESTABILITY IN COMBINATIONAL-CIRCUITS
SETH, SC
AGRAWAL, VD
INTEGRATION-THE VLSI JOURNAL, 1989, 7 (01) : 49 - 75
[9] New theory for testability-preserving optimization of combinational circuits
VLSI Des, 1 (59-75):
[10] A new theory for testability-preserving optimization of combinational circuits
Zhu, JB
AbdElBarr, M
McCrosky, C
VLSI DESIGN, 1996, 5 (01) : 59 - 75

← 1 2 3 4 5 →