Re-synthesis for testability of redundant combinational circuits

被引：0
|
作者：
Evans, A.H. [1 ]
Macii, E. [1 ]
Poncino, M. [1 ]
机构：
[1] Univ of California, La Jolla, United States
来源：
Microcomputer Applications | 1998年 / 17卷 / 01期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：8 / 11
相关论文
共 50 条
  • [21] Resynthesis of combinational circuits for path count reduction and for path delay fault testability
    Krstic, A
    Cheng, KT
    EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 486 - 490
  • [22] Resynthesis of combinational circuits for path count reduction and for path delay fault testability
    Krstic, A
    Cheng, KT
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1997, 11 (01): : 43 - 54
  • [23] Minimal logic re-synthesis for engineering change
    Swamy, G
    Rajamani, S
    Lennard, C
    Brayton, RK
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1596 - 1599
  • [24] SYNTHESIS FOR TESTABILITY TECHNIQUES FOR ASYNCHRONOUS CIRCUITS
    KEUTZER, K
    LAVAGNO, L
    SANGIOVANNIVINCENTELLI, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (12) : 1569 - 1577
  • [25] A minimum cut based re-synthesis approach
    Welling, M
    Tragoudas, S
    Wang, H
    6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 202 - 207
  • [26] Re-synthesis in technology mapping for heterogeneous FPGAs
    Inuani, M
    Saul, J
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 202 - 204
  • [27] Rupert Riedl and the re-synthesis of development and evolution
    Wagner, G
    INTEGRATIVE AND COMPARATIVE BIOLOGY, 2002, 42 (06) : 1330 - 1330
  • [28] MILLER RE - SWITCHING THEORY . COMBINATIONAL CIRCUITS . SEQUENTIAL CIRCUITS AND MACHINES
    STEARMAN, GH
    COMPUTER JOURNAL, 1966, 9 (02): : 143 - &
  • [29] Synthesis and Optimization of Combinational Interface Circuits
    Ki-Seok Chung
    Rajesh K. Gupta
    Taewhan Kim
    C.L. Liu
    Journal of VLSI signal processing systems for signal, image and video technology, 2002, 31 : 243 - 261
  • [30] Synthesis and Verification of Cyclic Combinational Circuits
    Chen, Jui-Hung
    Chen, Yung-Chih
    Weng, Wan-Chen
    Huang, Ching-Yi
    Wang, Chun-Yao
    2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 257 - 262
12345