Effective cache prefetching on bus-based multiprocessors

被引:0
|
作者
机构
来源
ACM Trans Comput Syst | / 1卷 / 57期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [11] Bus-based COMA - Reducing traffic in shared-bus multiprocessors
    Landin, A
    Dahlgren, F
    SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1996, : 95 - 105
  • [12] A scheduling algorithm for bus-based shared memory multiprocessors
    Kang, OH
    Kim, SG
    CCCT 2003 VOL, 2, PROCEEDINGS: COMMUNICATIONS SYSTEMS, TECHNOLOGIES AND APPLICATIONS, 2003, : 1 - 3
  • [13] A Low-Power and High-efficiency Cache Design for Embedded Bus-based Symmetric Multiprocessors
    Rao, Xiantuo
    Wang, Teng
    Wang, Xin'an
    Wang, Yinhui
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [14] Multiple bus-based hierarchical multiprocessors and their bandwidth analysis
    Mahmud, SM
    Samaratunga, LT
    Munteanu, MD
    1996 IEEE SECOND INTERNATIONAL CONFERENCE ON ALGORITHMS & ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP'96, PROCEEDINGS OF, 1996, : 311 - 318
  • [15] Achieving high performance in bus-based shared memory multiprocessors
    Milenkovic, A
    IEEE CONCURRENCY, 2000, 8 (03): : 36 - 44
  • [16] Leveraging optical technology in future bus-based chip multiprocessors
    Kirman, Nevin
    Kirman, Meyrem
    Dokania, Rajeev K.
    Martinez, Jose F.
    Apsel, Alyssa B.
    Watkins, Matthew A.
    Albonesi, David H.
    MICRO-39: PROCEEDINGS OF THE 39TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2006, : 492 - +
  • [17] Functional Self-Testing for Bus-Based Symmetric Multiprocessors
    Apostolakis, A.
    Gizopoulos, D.
    Psarakis, M.
    Paschalis, A.
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1146 - +
  • [18] Embedded RAIDs-on-Chip for Bus-Based Chip-Multiprocessors
    Bathen, Luis Angel D.
    Dutt, Nikil D.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2014, 13 (04)
  • [19] Performance evaluation of the fixed sequential prefetching on a bus-based multiprocessor: Preliminary results
    Ordonez, EDM
    Kofuji, ST
    SECOND INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS, AND NETWORKS (I-SPAN '96), PROCEEDINGS, 1996, : 487 - 493
  • [20] An effective bus-based arbiter for processors communication
    Tu, JF
    Chen, CY
    18TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOL 2 (REGULAR PAPERS), PROCEEDINGS, 2004, : 236 - 240