Effective cache prefetching on bus-based multiprocessors

被引：0
|
作者：
机构：
来源：
ACM Trans Comput Syst | / 1卷 / 57期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Adaptive software prefetching in scalable multiprocessors using cache information
    Park, D
    Seong, BH
    Saavedra, RH
    PARALLEL COMPUTING, 2001, 27 (09) : 1173 - 1195
  • [22] Cache injection: A novel technique for tolerating memory latency in bus-based SMPs
    Milenkovic, A
    Milutinovic, V
    EURO-PAR 2000 PARALLEL PROCESSING, PROCEEDINGS, 2000, 1900 : 558 - 566
  • [23] Coherence Protocols for bus-based and scalable multiprocessors, Internet, and wireless distributed computing environments: A survey
    Sustersic, J
    Hurson, A
    ADVANCES IN COMPUTERS, VOL 59, 2003, 59 : 211 - 278
  • [24] Planning for a bus-based evacuation
    Douglas R. Bish
    OR Spectrum, 2011, 33 : 629 - 654
  • [25] Planning for a bus-based evacuation
    Bish, Douglas R.
    OR SPECTRUM, 2011, 33 (03) : 629 - 654
  • [26] WHAT IS A BUS-BASED SYSTEM?
    Black, John
    Gorin, Jeff
    1600, (56):
  • [27] Effective instruction prefetching in chip multiprocessors for modern commercial applications
    Spracklen, L
    Chou, Y
    Abraham, SG
    11TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, : 225 - 236
  • [28] Bus-based integrated floorplanning
    Rafiq, F
    Chrzanowska-Jeske, M
    Yang, HH
    Sherwani, N
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 875 - 878
  • [29] Overcoming the limitations of bus-based architectures
    Gilbert, M
    ELECTRONIC ENGINEERING, 2001, 73 (891): : 39 - +
  • [30] On the Coverage of Bus-Based Mobile Sensing
    Cruz Caminha, Pedro Henrique
    Couto, Rodrigo de Souza
    Maciel Kosmalski Costa, Luis Henrique
    Fladenmuller, Anne
    de Amorim, Marcelo Dias
    SENSORS, 2018, 18 (06)
12345