Effective power and ground distribution scheme for deep submicron high speed VLSI circuits

被引：0
|
作者：
Zheng, L.-R. [1 ]
Tenhunen, H. [1 ]
机构：
[1] Royal Inst of Technology, Kista-Stockholm, Sweden
来源：
Proceedings - IEEE International Symposium on Circuits and Systems | 1999年 / 1卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] Power Distribution Network Analysis in Deep Submicron Designs
    Sofer, Sergey
    Berkovitz, Asher
    Neiman, Valery
    2011 IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, COMMUNICATIONS, ANTENNAS AND ELECTRONIC SYSTEMS (COMCAS 2011), 2011,
  • [32] Power dissipation analysis and optimization of deep submicron CMOS digital circuits
    Gu, RX
    Elmasry, MI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (05) : 707 - 713
  • [33] Leakage power estimation for deep submicron circuits in an ASIC design environment
    Kumar, R
    Ravikumar, CP
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 45 - 50
  • [34] Challenges in ultra deep submicrometer high performance VLSI circuits
    Friedman, EG
    ICECS 2004: 11th IEEE International Conference on Electronics, Circuits and Systems, 2004, : 238 - 238
  • [35] Optimal design of power distribution network for high-speed CMOS circuits
    Formerly Shibaura Institute of Technology, 3-7-5 Toyosu, Koto-ku, Tokyo, Japan
    J. Jpn. Inst. Electron. Packag., 5 (337-343):
  • [36] AN O(N) ALGORITHM FOR WIDTH DETERMINATION OF POWER/GROUND ROUTES FOR VLSI CIRCUITS
    CHOWDHURY, S
    BREUER, MA
    INTEGRATION-THE VLSI JOURNAL, 1986, 4 (04) : 345 - 355
  • [37] Performance Analysis of Footed Quasi Resistance Scheme for Low Power VLSI Circuits
    Sankar, Thota Ravi
    Kassa, Sankit R.
    Nagaria, R. K.
    Kumar, Ankur
    PROCEEDINGS OF THE FIRST IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, INTELLIGENT CONTROL AND ENERGY SYSTEMS (ICPEICES 2016), 2016,
  • [38] Overview of complementary GaAs technology for high-speed VLSI circuits
    Brown, RB
    Bernhardt, B
    LaMacchia, M
    Abrokwah, J
    Parakh, PN
    Basso, TD
    Gold, SM
    Stetson, S
    Gauthier, CR
    Foster, D
    Crawforth, B
    McQuire, T
    Sakallah, K
    Lomax, RJ
    Mudge, TN
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (01) : 47 - 51
  • [39] Electromagnetic modelling and transient simulation of interconnects in high speed VLSI circuits
    Zhu, Z
    Hong, W
    Chen, Y
    Wang, Y
    IEE PROCEEDINGS-MICROWAVES ANTENNAS AND PROPAGATION, 1996, 143 (05) : 373 - 378
  • [40] OPTIMIZED ESD PROTECTION CIRCUITS FOR HIGH-SPEED MOS VLSI
    FUJISHIN, E
    GARRETT, K
    LEVIS, MP
    MOTTA, RF
    HARTRANFT, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (02) : 594 - 596
12345