共 50 条
- [1] Transient behavioral modeling of high-speed digital l/O buffer based on lBlS model Shanghai Jiaotong Daxue Xuebao/Journal of Shanghai Jiaotong University, 2001, 35 (01): : 5 - 9
- [2] Simultaneous Switching Noise Analysis for High-Speed Interface IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (04): : 460 - 467
- [3] Simultaneous Switching Noise Impact to Signal Eye Diagram on High-Speed I/O 2012 4TH ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ASQED), 2012, : 200 - 205
- [4] Modeling of simultaneous switching noise in high speed systems IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2001, 24 (02): : 132 - 142
- [5] Modeling and Analysis of High-Speed I/O Links IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2009, 32 (02): : 237 - 247
- [6] New simultaneous switching noise analysis and modeling for high-speed and high-density CMOS IC package design IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (02): : 303 - 312
- [7] High-speed, Low Switching Noise and Load Adaptive Output Buffer PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 312 - 314
- [10] Statistical Link Analysis of High-Speed Memory I/O Interfaces during Simultaneous Switching Events 2008 IEEE-EPEP ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2008, : 21 - 24