ATE FOR VLSI/LSI.

被引：0
|
作者：
Anon
机构：
来源：
Evaluation Engineering | 1984年 / 23卷 / 09期
关键词：
AUTOMATIC TEST EQUIPMENT (ATE);
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：54 / 71
相关论文
共 50 条
  • [1] SEMICUSTOM LSI.
    Kuramitsu, Yoichi
    Ueda, Masahiro
    Mitsubishi Electric Advance, 1985, 33 : 4 - 5
  • [2] X. 25 LSI.
    Ito, Kiichiro
    Japan Annual Reviews in Electronics, Computers & Telecommunications, 1985, 20 : 315 - 325
  • [3] APPLICATION FOR SIT FOR LOGIC LSI.
    Mochida, Yasunori
    Nonaka, Terumoto
    Japan Annual Reviews in Electronics, Computers & Telecommunications, 1982, 1 : 249 - 257
  • [4] APPROACH TO POLYCELL PLACEMENT FOR LSI.
    Sha Lu
    Tang Pushan
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 1984, 5 (04): : 412 - 421
  • [5] PERFORMANCE OF HETEROSTRUCTURE FET'S IN LSI.
    Tiwari, Sandip
    IEEE Transactions on Electron Devices, 1986, ED-33 (05) : 554 - 563
  • [6] LAYOUT - PARTITIONING METHOD FOR MSI AND LSI.
    Brinkmann, K.D.
    Mlynski, D.A.
    Proceedings - IEEE International Symposium on Circuits and Systems, 1977, : 160 - 163
  • [7] PLACEMENT ALGORITHM FOR A GATE ARRAY LSI.
    Harada, Ikuo
    Kimoto, Tsutomu
    Tsukiyama, Shuji
    Shirakawa, Isao
    Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi), 1985, 68 (09): : 51 - 59
  • [8] CIRCUIT COMPARISON SYSTEM FOR BIPOLAR LINEAR LSI.
    Sakata, Takeshi
    Kishimoto, Aritoyo
    Inoue, Tomoko
    Sukawa, Keiko
    Ikeno, Ikuko
    Tsutsumi, Yasuo
    NEC Research and Development, 1986, (80): : 86 - 96
  • [9] NEW GLOBAL ROUTER FOR GATE ARRAY LSI.
    Tsukiyama, Shuji
    Harada, Ikuo
    Fukui, Masahiro
    Shirakawa, Isao
    1600, (CAD-2):
  • [10] MOSSIM: A SWITCH-LEVEL SIMULATOR FOR MOS LSI.
    Bryant, Randal E.
    Proceedings - Design Automation Conference, 1981, : 786 - 790
12345