APPROACH TO POLYCELL PLACEMENT FOR LSI.

被引:0
|
作者
Sha Lu
Tang Pushan
机构
关键词
COMPUTER PROGRAMMING - Algorithms;
D O I
暂无
中图分类号
学科分类号
摘要
A placement technique is presented that is devoted to polycell layout of LSI and involves two steps: partitioning a circuit into blocks and placing the cells in them. The main algorithms used are: approximation method for assignment problem, Kernighan-Lin's method and branch-bound method. Improvements for these algorithms are proposed: 1. For solving assignment three selective functions are defined and among which F//2 is with prediction; 2. The objective functions and the interchange form of the Kernighan-Lin's method are tailored to meet the special requirements of geometric parameters in partitioning. In addition, the branch-bound method is used in iterative process, these making it possible to reduce the search time in many situations. The schematic diagram is given. The program is written in Fortran-4 language and has been implemented on PDP-11/34 computer.
引用
收藏
页码:412 / 421
相关论文
共 50 条
  • [1] PLACEMENT ALGORITHM FOR A GATE ARRAY LSI.
    Harada, Ikuo
    Kimoto, Tsutomu
    Tsukiyama, Shuji
    Shirakawa, Isao
    Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi), 1985, 68 (09): : 51 - 59
  • [2] EFFICIENT PLACEMENT AND ROUTING TECHNIQUES FOR MASTER SLICE LSI.
    Shiraishi, Hiroshi
    Hirose, Fumiyasu
    Jahrbuch der Schiffbautechnischen Gesellschaft, 1980, : 458 - 464
  • [3] SEMICUSTOM LSI.
    Kuramitsu, Yoichi
    Ueda, Masahiro
    Mitsubishi Electric Advance, 1985, 33 : 4 - 5
  • [4] ATE FOR VLSI/LSI.
    Anon
    Evaluation Engineering, 1984, 23 (09): : 54 - 71
  • [5] X. 25 LSI.
    Ito, Kiichiro
    Japan Annual Reviews in Electronics, Computers & Telecommunications, 1985, 20 : 315 - 325
  • [6] APPLICATION FOR SIT FOR LOGIC LSI.
    Mochida, Yasunori
    Nonaka, Terumoto
    Japan Annual Reviews in Electronics, Computers & Telecommunications, 1982, 1 : 249 - 257
  • [7] PERFORMANCE OF HETEROSTRUCTURE FET'S IN LSI.
    Tiwari, Sandip
    IEEE Transactions on Electron Devices, 1986, ED-33 (05) : 554 - 563
  • [8] LAYOUT - PARTITIONING METHOD FOR MSI AND LSI.
    Brinkmann, K.D.
    Mlynski, D.A.
    Proceedings - IEEE International Symposium on Circuits and Systems, 1977, : 160 - 163
  • [9] CIRCUIT COMPARISON SYSTEM FOR BIPOLAR LINEAR LSI.
    Sakata, Takeshi
    Kishimoto, Aritoyo
    Inoue, Tomoko
    Sukawa, Keiko
    Ikeno, Ikuko
    Tsutsumi, Yasuo
    NEC Research and Development, 1986, (80): : 86 - 96
  • [10] NEW GLOBAL ROUTER FOR GATE ARRAY LSI.
    Tsukiyama, Shuji
    Harada, Ikuo
    Fukui, Masahiro
    Shirakawa, Isao
    1600, (CAD-2):