Optimum TiSi2 ohmic contact process for sub-100 nm devices

被引：0
|
作者：
机构：
[1] Park, Hee Sook
[2] Lee, Jong Myeong
[3] Lee, Sang Woo
[4] Park, Jea Hwa
[5] Moon, Kwang Jin
[6] Kang, Sang Bom
[7] Choi, Gil Heyun
[8] Chung, U. In
[9] Moon, Joo Tae
来源：
Park, H.S. (jumma@samsung.com) | 1804年 / Japan Society of Applied Physics卷 / 43期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
下载
收藏
相关论文
共 50 条
  • [41] Templated fabrication of sub-100 nm periodic nanostructures
    Sun, Chih-Hung
    Min, Wei-Lun
    Jiang, Peng
    CHEMICAL COMMUNICATIONS, 2008, (27) : 3163 - 3165
  • [42] Low frequency noise in sub-100 nm MOSFETs
    Kramer, TA
    Pease, RFW
    PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2003, 19 (1-2): : 13 - 17
  • [43] Optimal sampling strategies for sub-100 nm overlay
    Rangarajan, B
    Templeton, M
    Capodieci, L
    Subramanian, R
    Scranton, A
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XII, 1998, 3332 : 348 - 359
  • [44] Sub-100 nm IR spectromicroscopy of living cells
    Mayet, C.
    Dazzi, A.
    Prazeres, R.
    Allot, E.
    Glotin, E.
    Ortega, J. M.
    OPTICS LETTERS, 2008, 33 (14) : 1611 - 1613
  • [45] Resist requirements for sub-100 nm microlithography.
    Hinsberg, WD
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 1998, 215 : U191 - U191
  • [46] Process-related reliability issues toward sub-100 nm device regime
    Chang, CY
    Chao, TS
    Lin, HC
    Chien, CH
    2002 23RD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2002, : 133 - 140
  • [47] Process optimization for sub-100 nm gate patterns using phase edge lithography
    Schenau, KV
    Vleeming, B
    Goehoel-van Ansem, W
    Wong, P
    Vandenberghe, G
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XVIII, PTS 1 AND 2, 2001, 4345 : 200 - 210
  • [48] Programming Semiconductor Nanowire Composition with Sub-100 nm Resolution via the Geode Process
    Mujica, Maritza
    Mohabir, Amar
    Shetty, Pralav P.
    Cline, Wesley R.
    Aziz, Daniel
    McDowell, Matthew T.
    Breedveld, Victor
    Behrens, Sven Holger
    Filler, Michael A.
    NANO LETTERS, 2022, 22 (02) : 554 - 560
  • [49] Sub-100 nm Channel Length Graphene Transistors
    Liao, Lei
    Bai, Jingwei
    Cheng, Rui
    Lin, Yung-Chen
    Jiang, Shan
    Qu, Yongquan
    Huang, Yu
    Duan, Xiangfeng
    NANO LETTERS, 2010, 10 (10) : 3952 - 3956
  • [50] Hardmask technology for sub-100 nm lithographic imaging
    Babich, K
    Mahorowala, AP
    Medeiros, DR
    Pfeiffer, D
    Petrillo, K
    Angelopoulos, M
    Grill, A
    Patel, VV
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XX, PTS 1 AND 2, 2003, 5039 : 152 - 165
12345