Optimum TiSi2 ohmic contact process for sub-100 nm devices

被引:0
|
作者
机构
[1] Park, Hee Sook
[2] Lee, Jong Myeong
[3] Lee, Sang Woo
[4] Park, Jea Hwa
[5] Moon, Kwang Jin
[6] Kang, Sang Bom
[7] Choi, Gil Heyun
[8] Chung, U. In
[9] Moon, Joo Tae
来源
Park, H.S. (jumma@samsung.com) | 1804年 / Japan Society of Applied Physics卷 / 43期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
下载
收藏
相关论文
共 50 条
  • [21] Resists for sub-100 nm patterning at 193 nm exposure
    Jarnagin, N. D.
    Gonsalves, K. E.
    Wang, M. X.
    Roberts, J. M.
    Yeuh, W.
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXIII, PTS 1 AND 2, 2006, 6153 : U1733 - U1743
  • [22] Experimental study of contact edge roughness on sub-100 nm various circular shapes
    Lee, TY
    Ihm, D
    Kang, HC
    Lee, JB
    Lee, BH
    Chin, SB
    Cho, DH
    Song, CL
    Metrology, Inspection, and Process Control for Microlithography XIX, Pts 1-3, 2005, 5752 : 516 - 526
  • [23] Sub-100 nm MOSFET fabrication with low temperature resist trimming process
    Mathew, S
    Nagarajan, R
    Bera, LK
    Hua, FH
    Yan, DA
    Balasubramanian, N
    THIN SOLID FILMS, 2004, 462 : 63 - 66
  • [24] Fabrication of sub-100 nm IDT SAW devices on insulating, semiconducting and conductive substrates
    Iriarte, G. F.
    Rodriguez-Madrid, J. G.
    Calle, F.
    JOURNAL OF MATERIALS PROCESSING TECHNOLOGY, 2012, 212 (03) : 707 - 712
  • [25] INVESTIGATION OF THE AL/TISI2/SI CONTACT SYSTEM
    TING, CY
    WITTMER, M
    JOURNAL OF APPLIED PHYSICS, 1983, 54 (02) : 937 - 943
  • [26] Developments of new concept analytical instruments for failure analyses of sub-100 nm devices
    Mitsui, Y
    Yano, F
    Kakibayashi, H
    Shichi, H
    Aoyama, T
    MICROELECTRONICS RELIABILITY, 2001, 41 (08) : 1171 - 1183
  • [27] Characterization of sub-100 nm CMOS process using screening experiment technique
    Srinivasaiah, HC
    Bhat, N
    SOLID-STATE ELECTRONICS, 2005, 49 (03) : 431 - 436
  • [28] Novel polycrystalline gate engineering for high performance sub-100 nm CMOS devices
    Uejima, K
    Yamamoto, T
    Mogami, T
    2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 128 - 129
  • [29] TiSi2 phase transformation characteristics on narrow devices
    IBM Microelectronics Div, Essex Junction, United States
    Thin Solid Films, (469-472):
  • [30] Study of the nitridation process of TiSi2 powder
    Maille, L.
    Dourges, M. A.
    Le Ber, S.
    Weisbecker, P.
    Teyssandier, F.
    Le Petitcorps, Y.
    Pailler, R.
    APPLIED SURFACE SCIENCE, 2012, 260 : 29 - 31