Sequential circuit test generation by real number simulation

被引：0
|
作者：
机构：
[1] Hikone, Kazunori
[2] Ikeda, Mitsuji
[3] Hatayama, Kazumi
[4] Hayashi, Terumine
来源：
Hikone, Kazunori | 1600年 / 24期
关键词：
Stuck at fault - Test generation - Test pattern;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
(Edited Abstract)
引用
收藏
相关论文
共 50 条
  • [21] Sequential circuit structure with combinational test generation complexity and its application
    Fujiwara, Hideo
    Ohtake, Satoshi
    Takasaki, Tomoya
    Systems and Computers in Japan, 1997, 28 (11) : 11 - 21
  • [22] Sequential circuit test generation using a symbolic/genetic hybrid approach
    Fummi, F
    Boschini, M
    Yu, XM
    Rudnick, EM
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2001, 17 (3-4): : 321 - 330
  • [23] Combining symbolic and genetic techniques for efficient sequential circuit test generation
    Boschini, M
    Yu, X
    Fummi, F
    Rudnick, EM
    IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2000, : 105 - 110
  • [24] Circuit lines for guiding the generation of random test sequences for synchronous sequential circuits
    Pomeranz, Irith
    Reddy, Sudhakar M.
    2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 607 - +
  • [25] Ant path searching algorithm for automatic test pattern generation of sequential circuit
    Peng, Chun-Ping
    Wei, Jiao-Long
    Zhou, Man-Li
    Shuju Caiji Yu Chuli/Journal of Data Acquisition and Processing, 2003, 18 (04):
  • [26] Flags and algebra for sequential circuit VNR path delay fault test generation
    Srinivas, MK
    Bushnell, ML
    Agrawal, VD
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 88 - 94
  • [27] ON THE ROLE OF HARDWARE RESET IN SYNCHRONOUS SEQUENTIAL-CIRCUIT TEST-GENERATION
    POMERANZ, I
    REDDY, SM
    IEEE TRANSACTIONS ON COMPUTERS, 1994, 43 (09) : 1100 - 1105
  • [28] Sequential combined thermal cycling and vibration test and simulation of printed circuit board
    Arabi, F.
    Gracia, A.
    Deletage, J. -Y.
    Fremont, H.
    MICROELECTRONICS RELIABILITY, 2018, 88-90 : 768 - 773
  • [29] TEST PATTERN GENERATION FOR SEQUENTIAL MOS CIRCUITS BY SYMBOLIC FAULT SIMULATION
    CHO, K
    BRYANT, RE
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 418 - 423
  • [30] A new and fast approach to very large scale integrated sequential circuit test generation
    Adams, JB
    Hochbaum, DS
    OPERATIONS RESEARCH, 1997, 45 (06) : 842 - 856
12345