Parallel sequence fault simulation for synchronous sequential circuits

被引：0
|
作者：
Industrial Technology Research Inst, Hsinchu, Taiwan [1 ]
机构：
来源：
J Electron Test Theory Appl JETTA | / 3卷 / 267-277期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] DISTRIBUTED FAULT SIMULATION FOR SEQUENTIAL-CIRCUITS BY PATTERN PARTITIONING
    WU, WC
    LEE, CL
    CHEN, JE
    LIN, WY
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (04): : 287 - 292
  • [42] A method for reducing the target fault list of crosstalk faults in synchronous sequential circuits
    Takahashi, H
    Keller, KJ
    Le, KT
    Saluja, KK
    Takamatsu, Y
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (02) : 252 - 263
  • [43] A method of multiple fault diagnosis in sequential circuits by sensitizing sequence pairs
    Yanagida, N
    Takahashi, H
    Takamatsu, Y
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1997, E80D (01) : 28 - 37
  • [44] Multiple fault diagnosis in sequential circuits using sensitizing sequence pairs
    Yanagida, N
    Takahashi, H
    Takamatsu, Y
    PROCEEDINGS OF THE TWENTY-SIXTH INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING, 1996, : 86 - 95
  • [45] Backtraced deductive-parallel fault simulation for digital circuits
    Hahanov, V
    Sysenko, I
    Kolesnikov, K
    EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS, 2003, : 382 - 387
  • [46] TEST PATTERN GENERATION FOR SEQUENTIAL MOS CIRCUITS BY SYMBOLIC FAULT SIMULATION
    CHO, K
    BRYANT, RE
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 418 - 423
  • [47] FAULT-DIAGNOSIS IN SYNCHRONOUS SEQUENTIAL-CIRCUITS BASED ON AN EFFECT CAUSE ANALYSIS
    ABRAMOVICI, M
    BREUER, MA
    IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (12) : 1165 - 1172
  • [48] Fault simulation techniques to reduce IDDQ measurement vectors for sequential circuits
    Higami, Yoshinobu
    Takamatsu, Yuzo
    Saluja, Kewal K.
    Kinoshita, Kozo
    Proceedings of the Asian Test Symposium, 1999, : 141 - 146
  • [49] Fault-simulation based design error diagnosis for sequential circuits
    Huang, SY
    Cheng, KT
    Chen, KC
    Lu, JYJ
    1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 632 - 637
  • [50] EXTEST: A method to extend test sequences of synchronous sequential circuits to increase the fault coverage
    Pomeranz, I
    Reddy, SM
    15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 329 - 335
12345