Parallel sequence fault simulation for synchronous sequential circuits

被引：0
|
作者：
Industrial Technology Research Inst, Hsinchu, Taiwan [1 ]
机构：
来源：
J Electron Test Theory Appl JETTA | / 3卷 / 267-277期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Deductive Fault Simulation for Asynchronous Sequential Circuits
    Dobai, Roland
    Gramatova, Elena
    PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 459 - 464
  • [22] Path delay fault simulation of sequential circuits
    Chakraborty, TJ
    Agrawal, VD
    Bushnell, ML
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (02) : 223 - 228
  • [23] Small Delay Fault Simulation for Sequential Circuits
    Liu, Li
    Kuang, Jishun
    Li, Huawei
    IEEE 15TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2009, : 63 - +
  • [24] METHOD OF PARALLEL SIMULATION OF SEQUENTIAL-CIRCUITS
    ALUMJAN, RS
    STEPANJAN, SO
    AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1984, (06): : 87 - 89
  • [25] Statistical delay fault coverage estimation for synchronous sequential circuits
    Intel Corp, Folsom, United States
    J Electron Test Theory Appl JETTA, 3 (239-254):
  • [26] FPGA-based fault emulation of synchronous sequential circuits
    Ellervee, P.
    Raik, J.
    Tammenaee, K.
    Ubar, R.-J.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (02): : 70 - 76
  • [27] DELAY-FAULT PROPAGATION IN SYNCHRONOUS SEQUENTIAL-CIRCUITS
    CAVALLERA, P
    GIRARD, P
    LANDRAULT, C
    PRAVOSSOUDOVITCH, S
    ELECTRONICS LETTERS, 1994, 30 (10) : 765 - 767
  • [28] Statistical delay fault coverage estimation for synchronous sequential circuits
    Pappu, L
    Bushnell, ML
    Agrawal, VD
    Mandyam-Komar, S
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 12 (03): : 239 - 254
  • [29] Statistical Delay Fault Coverage Estimation for Synchronous Sequential Circuits
    Lakshminarayana Pappu
    Michael L. Bushnell
    Vishwani D. Agrawal
    Srinivas Mandyam-Komar
    Journal of Electronic Testing, 1998, 12 : 239 - 254
  • [30] Test compaction for synchronous sequential circuits by test sequence recycling
    Pomeranz, I
    Reddy, SM
    PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 216 - 221
12345