共 50 条
- [1] A cyclic CMOS time-to-digital converter with deep sub-nanosecond resolution [J]. PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 605 - 608
- [3] A CMOS delay locked loop and sub-nanosecond time-to-digital converter chip [J]. 1995 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE RECORD, VOLS 1-3, 1996, : 289 - 291
- [4] A 9-channel integrated time-to-digital converter with sub-nanosecond resolution [J]. 40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 189 - 192
- [6] Development of a sub-nanosecond time-to-digital converter based on a field-programmable gate array [J]. JOURNAL OF INSTRUMENTATION, 2016, 11
- [8] An Integrated Digital CMOS Time-to-Digital Converter with Sub-Gate-Delay Resolution [J]. Analog Integrated Circuits and Signal Processing, 2000, 22 : 61 - 70