共 50 条
- [1] A cyclic CMOS time-to-digital converter with deep sub-nanosecond resolution [J]. PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 605 - 608
- [2] A 9-channel integrated time-to-digital converter with sub-nanosecond resolution [J]. 40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 189 - 192
- [4] A Time-To-Digital Converter with a Resolution of 2 ns [J]. Instruments and Experimental Techniques, 2018, 61 : 355 - 358
- [5] High Resolution Time-to-digital Converter for PET Imaging [J]. PROCEEDINGS OF 2020 INTERNATIONAL CONFERENCE ON INNOVATIVE TRENDS IN COMMUNICATION AND COMPUTER ENGINEERING (ITCE), 2020, : 295 - 298
- [6] A BiCMOS time-to-digital converter with 30 ps resolution [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 278 - 281
- [8] Monolithic time-to-digital converter with 20ps resolution [J]. ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 465 - 468
- [9] Design of a High-Resolution Time-to-Digital Converter Chip [J]. 2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 921 - 923
- [10] FPGA implementation of a high-resolution time-to-digital converter [J]. 2007 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-11, 2007, : 504 - 507