Design of a High-Resolution Time-to-Digital Converter Chip

被引：0

作者：

Jiang, Anping ^{[1
]}

Niu, Yanbo ^{[1
]}

Guo, Xiao ^{[1
]}

Hu, Guicai ^{[1
]}

Wu, Xiaojing ^{[1
]}

机构：

[1] Beijing Microelect Technol Inst, 2 Siyingmen North Rd, Beijing 100076, Peoples R China

来源：

2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT) | 2016年

关键词：

Time-to-Digital converter (TDC); ring oscillator; tapped delay line;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Time-to-Digital converter (TDC) is one of the high-precision time measurement techniques. The design of a TDC chip is presented in this paper. This TDC chip occupies a cyclic tapped delay line which forms a ring oscillator. Several measurement functions are supported, include Range 1, Range2, self-calibration and temperature measurement. The TDC chip is implemented in 0.18 mu m 1P5M CMOS logic technology. Test results show the resolution of measurement is 52ps. The dynamic power current is 1.5348 mA, and static power current is 116.5706 mu A at 25 degrees C temperature and 3.3V I/O, 1.8V core voltage. The TDC can be used in different kind of measurement, such as distance, flow volume, speed, etc.

引用

页码：921 / 923

页数：3

共 50 条

[1] FPGA implementation of a high-resolution time-to-digital converter
Aloisio, Alberto
Branchini, Paolo
Cicalese, Roberta
Giordano, Raffaele
Izzo, Vincenzo
Loffredo, Salvatore
[J]. 2007 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-11, 2007, : 504 - 507
[2] A calibration technique for a high-resolution flash time-to-digital converter
Levine, PM
Roberts, GW
[J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 253 - 256
[3] A high-resolution flash time-to-digital converter and calibration scheme
Levine, PM
Roberts, GW
[J]. INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 1148 - 1157
[4] A high-resolution and fast-conversion time-to-digital converter
Hwang, CS
Chen, PK
Tsao, HW
[J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 37 - 40
[5] The Design of a 0.15 ps High Resolution Time-to-Digital Converter
Lee, Jongsuk
Moon, Yong
[J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2015, 15 (03) : 334 - 341
[6] A high-resolution time-to-digital converter using a three-level resolution
Dehghani, Asma
Saneei, Mohsen
Mahani, Ali
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2016, 103 (08) : 1248 - 1261
[7] A High-Resolution Time-to-Digital Converter on FPGA Using Dynamic Reconfiguration
Daigneault, Marc-Andre
David, Jean Pierre
[J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2011, 60 (06) : 2070 - 2079
[8] A High-Resolution Time-to-Digital Converter Based on Parallel Delay Elements
Yao, Chen
Jonsson, Fredrik
Chen, Jian
Zheng, Li-Rong
[J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012,
[9] HIGH-RESOLUTION TIME-TO-DIGITAL CONVERTERS
GENAT, JF
[J]. NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 1992, 315 (1-3): : 411 - 414
[10] A New High-resolution, Temperature-compensated Cyclic Time-to-Digital Converter
Wu, Sau-Mou
Li, Min-Hau
[J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 82 - 85

← 1 2 3 4 5 →