Processor subsystem interconnect architecture for a large symmetric multiprocessing system

被引：0
|
作者：
Mak, Pak-Kin [1 ]
Strait, Gary E. [1 ]
Blake, Michael A. [1 ]
Kark, Kevin W. [1 ]
Papazova, Vesselina K. [1 ]
Seigler, A.E. [1 ]
Van Huben, Gary A. [1 ]
Wang, Liyong [1 ]
Wellwood, George C. [1 ]
机构：
[1] IBM Systems and Technology Group, 2455 South Road, Poughkeepsie, NY 12601, United States
来源：
IBM Journal of Research and Development | 1600年 / 48卷 / 3-4期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：323 / 337
相关论文
共 50 条
  • [41] A high performance multi-processor architecture for an on-board SAR processor system
    Helfers, T
    Pike, T
    Liebstückel, U
    Wolframm, A
    Bierens, L
    Moreira, A
    DASIA 2000: DATA SYSTEMS IN AEROSPACE, PROCEEDINGS, 2000, 457 : 205 - 210
  • [42] Developing an architecture for the software subsystem of a learning technology system - an engineering approach
    Paris, A
    Simos, R
    Andreas, P
    Manolis, S
    IEEE INTERNATIONAL CONFERENCE ON ADVANCED LEARNING TECHNOLOGIES, PROCEEDINGS, 2001, : 17 - 20
  • [43] A QoS Network Architecture to Interconnect Large-Scale VLSI Neural Networks
    Philipp, Stefan
    Schemmel, Johannes
    Meier, Karlheinz
    IJCNN: 2009 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1- 6, 2009, : 2797 - 2804
  • [44] A Distributed Processor State Management Architecture for Large-Window Processors
    Gonzalez, Isidro
    Galluzzi, Marco
    Veindenbaum, Alex
    Ramirez, Marco A.
    Cristal, Adrian
    Valero, Mateo
    2008 PROCEEDINGS OF THE 41ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE: MICRO-41, 2008, : 11 - +
  • [45] A Scalable Heterogeneous Multi-Processor Signal Processing System Based on the RapidIO Interconnect
    Zhang, Xiongkui
    Gao, Meiguo
    Liu, Guoman
    2008 INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATION WORKSHOP: IITA 2008 WORKSHOPS, PROCEEDINGS, 2008, : 761 - 764
  • [46] An Efficient Add/Drop Architecture for Large-Scale Subsystem-Modular OXC
    Ishida, Hiroto
    Hasegawa, Hiroshi
    Sato, Ken-ichi
    2013 15TH INTERNATIONAL CONFERENCE ON TRANSPARENT OPTICAL NETWORKS (ICTON 2013), 2013,
  • [47] Performance modeling of a heterogeneous computing system based on the UCIe Interconnect Architecture
    Jose, Tom
    Shankar, Deepak
    2023 IEEE SPACE COMPUTING CONFERENCE, SCC, 2023, : 5 - 10
  • [48] System-level interconnect architecture exploration for custom memory organizations
    van Meeuwen, T
    Vandecappelle, A
    van Zelst, A
    Catthoor, F
    Verkest, D
    ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2001, : 13 - 18
  • [49] Verification of Operating System Exception Management for SPARC Processor Architecture
    Ma Z.
    Qiao L.
    Yang M.-F.
    Li S.-F.
    Ruan Jian Xue Bao/Journal of Software, 2021, 32 (06): : 1631 - 1646
  • [50] ARCHITECTURE OF AN EXPERIMENTAL OFFICE SYSTEM - SOFT DISPLAY WORD PROCESSOR
    SHEMER, JE
    KEDDY, JR
    COMPUTER, 1978, 11 (12) : 39 - 48
12345