Power and performance comparison of crossbars and buses as on-chip interconnect structures

被引：0
|
作者：
Pennsylvania State Univ, University Park, United States [1 ]
机构：
来源：
Conf Rec Asilomar Conf Signals Syst Comput | / 378-383期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
12
引用
收藏
相关论文
共 50 条
  • [31] Interconnect signaling and layout opthmization to manage thermal effects due to self heating in on-chip signal buses
    Sundaresan, Krishnan
    Mahapatra, Nihar R.
    ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2008, : 118 - +
  • [32] A hybrid SoC interconnect with dynamic TDMA-based transaction-less buses and on-chip networks
    Richardson, TD
    Nicopoulos, C
    Park, D
    Narayanan, V
    Xie, Y
    Das, C
    Degalahal, V
    19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 657 - 664
  • [33] Hybrid interconnect network for on-chip low-power clock distribution
    Ding, Q.
    Mak, T.
    ELECTRONICS LETTERS, 2019, 55 (05) : 244 - 245
  • [34] Performance of Intra-Chip Wireless Interconnect Using On-Chip Antennas and UWB Radios
    Sun, Mei
    Zhang, Yue Ping
    Zheng, Guo Xin
    Yin, Wen-Yan
    IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION, 2009, 57 (09) : 2756 - 2762
  • [35] An alternative architecture for on-chip global interconnect: Segmented bus power modeling
    Zhang, Y
    Ye, W
    Irwin, MJ
    CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 1062 - 1065
  • [36] Low-power Integration of On-chip Nanophotonic Interconnect for High Performance Opto-electrical IC
    Ding, Duo
    Pan, David Z.
    OPTOELECTRONIC INTERCONNECTS XII, 2012, 8267
  • [37] Formal derivation of optimal active shielding for low-power on-chip buses
    Ghoneima, M
    Ismail, YI
    Khellah, MM
    Tschanz, JW
    De, V
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 25 (05) : 821 - 836
  • [38] Methodology for adapting on-chip interconnect architectures
    Suboh, Suboh
    Narayana, Vikram
    Bakhouya, Mohamed
    Gaber, Jaafar
    El-Ghazawi, Tarek
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2014, 8 (03): : 109 - 117
  • [39] Extraction and applications of on-chip interconnect inductance
    Wong, SS
    Kim, SY
    Yue, CP
    Chang, R
    O'Mahony, F
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 142 - 146
  • [40] Trends in emerging On-chip interconnect technologies
    University of California, Irvine, CA, United States
    不详
    IPSJ Trans. Syst. LSI Des. Methodol., 2008, (2-17):
12345