Power and performance comparison of crossbars and buses as on-chip interconnect structures

被引：0
|
作者：
Pennsylvania State Univ, University Park, United States [1 ]
机构：
来源：
Conf Rec Asilomar Conf Signals Syst Comput | / 378-383期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
12
引用
收藏
相关论文
共 50 条
  • [41] Formal derivation of optimal active shielding for low-power on-chip buses
    IEEE
    不详
    不详
    不详
    不详
    不详
    不详
    不详
    1600, 821-835 (May 2006):
  • [42] On-chip interconnect schemes for reconfigurable system-on-chip
    Lee, AS
    Bergmann, NW
    MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 442 - 453
  • [43] Design and analysis of spatial encoding circuits for peak power reduction in on-chip buses
    Kaul, H
    Sylvester, D
    Anders, MA
    Krishnamurthy, RK
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (11) : 1225 - 1238
  • [44] Formal derivation of optimal active shielding for low-power on-chip buses
    Ghoneima, M
    Ismail, Y
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 800 - 807
  • [45] Modeling magnetic coupling for on-chip interconnect
    Beattie, MW
    Pileggi, LT
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 335 - 340
  • [46] On-chip switched optical waveguide interconnect
    Tang, YJ
    Tang, SN
    Lin, JB
    Colegrove, J
    Craig, DM
    OPTOELECTRONIC DEVICES AND INTEGRATION, PTS 1 AND 2, 2005, 5644 : 165 - 171
  • [47] Future on-chip interconnect metallization and electromigration
    Hu, C-K
    Kelly, J.
    Huang, H.
    Motoyama, K.
    Shobha, H.
    Ostrovski, Y.
    Chen, J. H-C
    Patlolla, R.
    Peethala, B.
    Adusumilli, P.
    Spooner, T.
    Quon, R.
    Gignac, L. M.
    Breslin, C.
    Lian, G.
    Ali, M.
    Benedict, J.
    Lin, X. S.
    Smith, S.
    Kamineni, V
    Zhang, X.
    Mont, F.
    Siddiqui, S.
    Baumann, F.
    2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
  • [48] On-chip interconnect modeling by wire duplication
    Zhong, GA
    Koh, CK
    Roy, K
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 341 - 346
  • [49] Physical planning of on-chip interconnect Architectures
    Chen, HY
    Bo, Y
    Feng, Z
    Cheng, CK
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 30 - 35
  • [50] On-chip interconnect modeling by wire duplication
    Zhong, G
    Koh, CK
    Roy, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (11) : 1521 - 1532
12345