Electronic chip mounting and high density packaging technology

被引:0
|
作者
Koizumi, Mamoru [1 ]
Anaoh, Kimiharu [1 ]
机构
[1] Murata Manufacturing Co, Japan
来源
JEE. Journal of electronic engineering | 1988年 / 25卷 / 262期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:38 / 40
相关论文
共 50 条
  • [41] TRENDS IN HIGH DENSITY PACKAGING OF I/O CHIP CARRIERS.
    Geschwind, Gary
    Snyder, Dan
    Electri-onics, 1985, 31 (09): : 39 - 42
  • [42] High performance coreless flip-chip BGA packaging technology
    Chang, David
    Wang, Y. P.
    Hsiao, C. S.
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1765 - +
  • [43] Memory chip packaging - an enabling technology for high performance recce systems
    Kaufman, B
    AIRBORNE RECONNAISSANCE XXIII, 1999, 3751 : 170 - 174
  • [44] The seamless high off-chip connectivity (SHOCC) packaging technology
    Maner, KU
    Porter, EV
    Schaper, LW
    Ang, SS
    Brown, WD
    LOW AND HIGH DIELECTRIC CONSTANT MATERIALS: MATERIALS SCIENCE, PROCESSING, AND RELIABILITY ISSUES AND THIN FILM MATERIALS FOR ADVANCED PACKAGING TECHNOLOGIES, 2000, 99 (07): : 188 - 194
  • [45] Novel organic chip packaging technology and impacts on high speed interfaces
    Garben, B
    Huber, A
    Kaller, D
    Klink, E
    Grivet-Talocia, S
    Duca, C
    Katopis, GA
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2002, : 231 - 234
  • [46] High-Efficiency Revolving-Turret Chip Transferring Technology for Flip Chip Packaging
    Hong, Jinhua
    Xu, Zhoulong
    Chen, Jiankui
    Yin, Zhouping
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (01): : 154 - 164
  • [47] Packaging Challenges on Shrink Chip Technology
    Yang Xiao
    Soh Yuen Chun
    Wu Huiliang
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2010 (CSTIC 2010), 2010, 27 (01): : 915 - 921
  • [48] Chip stacking technology for memory packaging
    Val, C
    ELECTRONIC ENGINEERING, 1997, 69 (846): : 51 - 52
  • [49] Modern electronic packaging technology
    Bevan, MG
    Romenesko, BM
    JOHNS HOPKINS APL TECHNICAL DIGEST, 1999, 20 (01): : 22 - 33
  • [50] Modern electronic packaging technology
    Bevan, Matthew G.
    Romenesko, Bruce M.
    Johns Hopkins APL Technical Digest (Applied Physics Laboratory), 1999, 20 (01): : 22 - 33