Novel organic chip packaging technology and impacts on high speed interfaces

被引:1
|
作者
Garben, B [1 ]
Huber, A [1 ]
Kaller, D [1 ]
Klink, E [1 ]
Grivet-Talocia, S [1 ]
Duca, C [1 ]
Katopis, GA [1 ]
机构
[1] IBM Deutschland Entwicklung GmbH, D-7032 Boblingen, Germany
关键词
D O I
10.1109/EPEP.2002.1057921
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The high dense interconnect (HDI) organic chip packaging technology has made rapid development advancements in the last few years. Due to the dense wiring structures in the build up layers and newly also in the laminated core, high signal I/O applications and dense chip area array footprints can be supported. These technology improvements allow specific applications. In this paper the electrical characteristics of the HDI organic chip packaging technology are described with regards to signal and power noise. In addition the impact on high speed data transmission and the performance differences between single-chip module (SCM) and multi-chip modules (MCM) are discussed.
引用
收藏
页码:231 / 234
页数:4
相关论文
共 50 条
  • [1] Evolution of organic chip packaging technology for high speed applications
    Klink, E
    Garben, B
    Huber, A
    Kaller, D
    Grivet-Talocia, S
    Katopis, GA
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2004, 27 (01): : 4 - 9
  • [2] ASIC packaging challenges with high speed interfaces
    Na, Nanju
    Audet, Jean
    IEEE EDAPS: 2008 ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM, 2008, : 20 - 23
  • [3] ADVANCED TECHNOLOGY FOR HIGH-SPEED PACKAGING
    HOLZ, G
    PROCEEDINGS OF THE TECHNICAL CONFERENCE : NINTH ANNUAL INTERNATIONAL ELECTRONICS PACKAGING CONFERENCE, VOLS 1 AND 2, 1989, : 721 - 724
  • [4] Electronic chip mounting and high density packaging technology
    Koizumi, Mamoru
    Anaoh, Kimiharu
    JEE. Journal of electronic engineering, 1988, 25 (262): : 38 - 40
  • [5] Multi-chip packaging for high speed superconducting circuits
    TRW Space and Electronics Group, Redondo Beach, United States
    IEEE Trans Appl Supercond, 2 pt 3 (3160-3163):
  • [6] Packaging technology for thin, high density and high speed devices
    Murakami, Gen
    Tsubosaki, Kunihiro
    Hitachi Review, 1991, 40 (01): : 51 - 56
  • [7] PACKAGING TECHNOLOGY FOR HIGH SPEED LOGIC DEVICES.
    Sudo, T.
    Iida, A.
    Yoshihara, K.
    Miyagi, T.
    Saito, T.
    1984, : 160 - 164
  • [8] Adhesion and toughening mechanisms at underfill interfaces for flip-chip-on-organic-substrate packaging
    Dai, XS
    Brillhart, MV
    Roesch, M
    Ho, PS
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2000, 23 (01): : 117 - 127
  • [9] An off-chip ESD protection for high-speed interfaces
    Notermans, Guido
    Ritter, Hans-Martin
    Utzig, Joachim
    Holland, Steffen
    Pan, Zhihao
    Wynants, Jochen
    Huiskamp, Paul
    Peters, Wim
    Laue, Burkhard
    2015 37TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2015,
  • [10] PACKAGING TECHNOLOGY FOR MICROWAVE ICS AND HIGH-SPEED LOGIC
    NEVIN, L
    BELOHOUBEK, E
    GILBERT, BK
    KAELIN, G
    LONG, S
    RINNE, RK
    THORNE, R
    TSUKI, T
    ISSCC DIGEST OF TECHNICAL PAPERS, 1982, 25 : 218 - 219