Device simulation with quasi three-dimensional temperature analysis for short-channel poly-Si thin-film transistor

被引:0
|
作者
Shimatani, Tamio [1 ]
Matsumoto, Takuji [1 ]
Hashimoto, Takeshi [1 ]
Kato, Noriji [1 ]
Yamada, So [1 ]
Koyanagi, Mitsumasa [1 ]
机构
[1] Hiroshima Univ, Higashi-Hiroshima, Japan
关键词
Grain boundaries - Semiconducting silicon - Substrates - Thermal conductivity of solids - Thermal effects - Thermoanalysis - Thin film devices - Three dimensional - Transistors;
D O I
暂无
中图分类号
学科分类号
摘要
A new poly-Si thin-film transistor (TFT) device simulator for quasi three-dimensional temperature analysis has been developed. In this simulator, the influences of the grain boundaries are incorporated into the mobility model when the basic semiconductor equations are solved. Furthermore, we have taken into account the self-heating effect owing to a small thermal conductivity of the insulating substrate using quasi three-dimensional temperature analysis. We could accurately analyze the temperature rise effect and the avalanche short-channel effect in the short-channel poly-Si TFT.
引用
收藏
页码:619 / 622
相关论文
共 50 条
  • [1] DEVICE SIMULATION WITH QUASI 3-DIMENSIONAL TEMPERATURE ANALYSIS FOR SHORT-CHANNEL POLY-SI THIN-FILM-TRANSISTOR
    SHIMATANI, T
    MATSUMOTO, T
    HASHIMOTO, T
    KATO, N
    YAMADA, S
    KOYANAGI, M
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1994, 33 (1B): : 619 - 622
  • [2] Artificial retina using poly-Si thin-film photodevice end poly-Si thin-film transistor
    Kimura, Mutsumi
    Shima, Takehiro
    Yamashita, Takehiko
    Nishizaki, Yoshitaka
    Hara, Hiroyuki
    Inoue, Satoshi
    IDMC'07: PROCEEDINGS OF THE INTERNATIONAL DISPLAY MANUFACTURING CONFERENCE 2007, 2007, : 191 - +
  • [3] A model for subthreshold behaviour of short channel poly-Si thin film transistor
    Chopra, S
    Gupta, RS
    PROCEEDING OF THE TENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOLS I AND II, 2000, 3975 : 829 - 832
  • [4] ANALYSIS OF SHORT CHANNEL EFFECTS IN POLY-SI THIN-FILM TRANSISTORS - A NEW METHOD
    REITA, C
    MIGLIORATO, P
    PECORA, A
    FORTUNATO, G
    MARIUCCI, L
    MICROELECTRONIC ENGINEERING, 1992, 19 (1-4) : 183 - 186
  • [5] FABRICATION OF A POLY-SI THIN-FILM TRANSISTOR WITH STORAGE CAPACITOR
    MIMURA, A
    KIMURA, E
    SUZUKI, T
    ONO, K
    OHWADA, JI
    KONISHI, N
    MIYATA, K
    DISPLAYS, 1991, 12 (3-4) : 141 - 146
  • [6] A new poly-Si thin-film transistor with poly-Si/a-Si double active layer
    Park, KC
    Choi, KY
    Yoo, JS
    Han, MK
    IEEE ELECTRON DEVICE LETTERS, 2000, 21 (10) : 488 - 490
  • [7] High temperature crystallized poly-Si on molybdenum substrates for thin-film transistor application
    Park, JH
    Kim, DY
    Ko, JK
    Yi, JS
    POLYCRYSTALLINE SEMICONDUCTORS VII, PROCEEDINGS, 2003, 93 : 13 - 17
  • [8] Short-channel poly-Si thin-film transistors with ultrathin channel and self-aligned tungsten-clad source/drain
    Zan, HW
    Chang, TC
    Shih, PS
    Peng, DZ
    Kuo, PY
    Huang, TY
    Chang, CY
    Liu, PT
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2004, 7 (02) : G31 - G33
  • [9] Dependence of off-leakage current on channel film quality in poly-Si thin-film transistors and analysis using device simulation
    Kimura, Mutsumi
    Dimitriadis, Charalambos
    SOLID-STATE ELECTRONICS, 2011, 57 (01) : 87 - 89
  • [10] Fabrication of Short-Channel Thin-Film Transistor Using Conventional Photolithography
    Cheon, Ki-Cheol
    Woo, Juhyun
    Jung, Deuk-Soo
    Park, Mungi
    Kim, Hwan
    Lim, Byoung-Ho
    Yu, Sang-Jeon
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (03)