Detection of multiple faults using SSFTS in CMOS logic circuits

被引：0
|
作者：
Colorado State Univ, Fort Collins, United States [1 ]
机构：
来源：
Comput Electr Eng | / 4卷 / 271-280期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Intermittent Resistive Faults in Digital CMOS Circuits
    Kerkhoff, Hans G.
    Ebrahimi, H.
    2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS 2015), 2015, : 211 - 216
  • [42] ABACUS LOGIC AND ITS CMOS CIRCUITS
    CHEN, XX
    WU, XW
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 67 (06) : 829 - 838
  • [43] Quaternary CMOS Combinational Logic Circuits
    Patel, Vasundara K. S.
    Gurumurthy, K. S.
    2009 INTERNATIONAL CONFERENCE ON INFORMATION AND MULTIMEDIA TECHNOLOGY, PROCEEDINGS, 2009, : 538 - 542
  • [44] CMOS TERNARY LOGIC-CIRCUITS
    WU, XW
    PROSSER, FP
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1990, 137 (01): : 21 - 27
  • [45] CURRENT-MODE CMOS MULTIPLE-VALUED LOGIC-CIRCUITS
    CURRENT, KW
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (02) : 95 - 107
  • [46] Quaternary voltage-mode CMOS circuits for multiple-valued logic
    Thoidis, I
    Soudris, D
    Karafyllidis, I
    Christoforidis, S
    Thanailakis, A
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1998, 145 (02): : 71 - 77
  • [47] Universal Set of CMOS Gates for the Synthesis of Multiple Valued Logic Digital Circuits
    Romero, Milton Ernesto
    Martins, Evandro Mazina
    dos Santos, Ricardo Ribeiro
    Duarte Gonzalez, Mario Enrique
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (03) : 736 - 749
  • [48] DEDUCTIVE METHOD FOR SIMULATING FAULTS IN LOGIC CIRCUITS
    ARMSTRONG, DB
    IEEE TRANSACTIONS ON COMPUTERS, 1972, C 21 (05) : 464 - +
  • [49] Soft Error Reliability Evaluation of Nanoscale Logic Circuits in the Presence of Multiple Transient Faults
    Cai, Shuo
    He, Binyong
    Wang, Weizheng
    Liu, Peng
    Yu, Fei
    Yin, Lairong
    Li, Bo
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2020, 36 (04): : 469 - 483
  • [50] Soft Error Reliability Evaluation of Nanoscale Logic Circuits in the Presence of Multiple Transient Faults
    Shuo Cai
    Binyong He
    Weizheng Wang
    Peng Liu
    Fei Yu
    Lairong Yin
    Bo Li
    Journal of Electronic Testing, 2020, 36 : 469 - 483
12345