Detection of multiple faults using SSFTS in CMOS logic circuits

被引：0
|
作者：
Colorado State Univ, Fort Collins, United States [1 ]
机构：
来源：
Comput Electr Eng | / 4卷 / 271-280期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] On Modeling Faults in FinFET Logic Circuits
    Liu, Yuxi
    Xu, Qiang
    PROCEEDINGS INTERNATIONAL TEST CONFERENCE 2012, 2012,
  • [32] TESTABLE REALIZATIONS FOR FET STUCK-OPEN FAULTS IN CMOS COMBINATIONAL LOGIC CIRCUITS.
    Reddy, Sudhakar M.
    Reddy, Madhukar K.
    IEEE Transactions on Computers, 1986, C-35 (08) : 742 - 754
  • [33] TESTABLE REALIZATIONS FOR FET STUCK-OPEN FAULTS IN CMOS COMBINATIONAL LOGIC-CIRCUITS
    REDDY, SM
    REDDY, MK
    IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (08) : 742 - 754
  • [34] Efficient double fault diagnosis for CMOS logic circuits with a specific application to generic bridging faults
    Kao, HC
    Tsai, MF
    Huang, SY
    Wu, CW
    Chang, WF
    Lu, SK
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2003, 19 (04) : 571 - 587
  • [35] MULTIPLE STUCK-AT FAULTS DETECTION IN CMOS COMBINATIONAL GATES
    BUONANNO, G
    LOMBARDI, F
    SCIUTO, D
    SHEN, YN
    MICROPROCESSING AND MICROPROGRAMMING, 1991, 32 (1-5): : 775 - 782
  • [36] Optimizing CMOS circuits for performance improvements using adiabatic logic
    Vijayakumar, P.
    Shanthanalakshmi, M.
    Gunavathi, K.
    Information Technology Journal, 2007, 6 (03) : 325 - 331
  • [37] FAULT SIMULATION OF UNCONVENTIONAL FAULTS IN CMOS CIRCUITS
    FAVALLI, M
    OLIVO, P
    DAMIANI, M
    RICCO, B
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (05) : 677 - 682
  • [38] TESTING FOR STUCK-AT-FAULTS IN CMOS CIRCUITS
    ISMAEEL, AA
    NAJEM, Z
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1987, 63 (05) : 677 - 685
  • [39] Testing the realistic bridging faults in CMOS circuits
    Song, PL
    Lo, JC
    1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1996, : 84 - 88
  • [40] Detecting bridging faults in dynamic CMOS circuits
    Chang, JTY
    McCluskey, EJ
    IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1997, : 106 - 109
12345