DEDUCTIVE METHOD FOR SIMULATING FAULTS IN LOGIC CIRCUITS

被引：97

|

作者：

ARMSTRONG, DB

机构：

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1972年 / C 21卷 / 05期

关键词：

D O I：

10.1109/T-C.1972.223542

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

收藏

页码：464 / +

页数：1

相关论文

共 50 条

[1] DEDUCTIVE TECHNIQUES FOR SIMULATING LOGIC CIRCUITS
CHANG, HY
CHAPPELL, SG
COMPUTER, 1975, 8 (03) : 52 - 59
[2] DEDUCTIVE FAULT SIMULATION OF INTERNAL FAULTS OF INVERTER-FREE CIRCUITS AND PROGRAMMABLE LOGIC ARRAYS.
Ozguner, Fusun
IEEE Transactions on Computers, 1986, C-35 (01) : 70 - 73
[3] DEDUCTIVE FAULT SIMULATION OF INTERNAL FAULTS OF INVERTER-FREE CIRCUITS AND PROGRAMMABLE LOGIC-ARRAYS
OZGUNER, F
IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (01) : 70 - 73
[4] ALGORITHMS FOR DETECTION OF FAULTS IN LOGIC CIRCUITS
BOURICIUS, WG
HSIEH, EP
PUTZOLU, GR
ROTH, JP
SCHNEIDER, PR
TAN, CJ
IEEE TRANSACTIONS ON COMPUTERS, 1971, C 20 (11) : 1258 - +
[5] ALGORITHMS FOR DETECTION OF FAULTS IN LOGIC CIRCUITS
BOURICIU.WG
SCHNEIDE.PR
ROTH, JP
TAN, CJ
HSIEH, EP
PUTZOLU, GR
COMPUTER, 1971, 4 (01) : 39 - &
[6] On Modeling Faults in FinFET Logic Circuits
Liu, Yuxi
Xu, Qiang
PROCEEDINGS INTERNATIONAL TEST CONFERENCE 2012, 2012,
[7] Recognizing and simulating sketched logic circuits
Liwicki, M
Knipping, L
KNOWLEDGE-BASED INTELLIGENT INFORMATION AND ENGINEERING SYSTEMS, PT 3, PROCEEDINGS, 2005, 3683 : 588 - 594
[8] SIMULATING LOGIC-CIRCUITS - A MULTIPROCESSOR APPLICATION
BRADLEY, E
HALSTEAD, RH
INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 1987, 16 (04) : 305 - 338
[9] A two-pass diagnosis method for accurately locating logic faults in VLSI circuits
Vohra, Fazela
Gui, Ping
Zhou, Carl
2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 255 - +
[10] LOGIC SCOPES SPEED DIAGNOSIS OF FAULTS IN DIGITAL CIRCUITS
MARSHALL, M
ELECTRONICS, 1974, 47 (20): : 119 - 123

← 1 2 3 4 5 →