共 50 条
- [2] System-level simulation environment for system-on-chip design [J]. Proc Annu IEEE Int ASIC Conf Exhib, (58-62):
- [3] A system-level simulation environment for system-on-chip design [J]. 13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 58 - 62
- [6] LTE-A system downlink HARQ system-level design and simulation [J]. APPLIED SCIENCE, MATERIALS SCIENCE AND INFORMATION TECHNOLOGIES IN INDUSTRY, 2014, 513-517 : 2518 - 2521
- [7] Design and system-level simulation of a capacitive dual axis accelerometer [J]. 2007 2ND IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS, VOLS 1-3, 2007, : 337 - +
- [8] Aspects on system-level design [J]. PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES'99), 1999, : 209 - 210
- [9] Challenges in system-level design [J]. FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2004, 3312 : 1 - 5
- [10] Challenges in system-level design [J]. FORMAL METHODS IN COMPUTER-AIDED DESIGN, 2004, 3312 : 1 - 5