VERIFICATION AND OPTIMIZATION FOR LSI & PCB LAYOUT.

被引：0
|
作者：
Brady, H.Nelson
Smith II, Robert J.
机构：
来源：
Proceedings - Design Automation Conference | 1981年
关键词：
PRINTED CIRCUITS - Computer Aided Design;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Layout optimization involves interconnection wiring modifications, which improve aesthetic appearance, fabrication characteristics, routability, and reliability of routed boards/chips. Requirements and capabilities of a general purpose layout optimizer are presented, then organization and processing flow of the progam are outlined. The functional decomposition and modular structure of this system are presented. Results achieved by using the verifier/optimizer on large printed circuit boards and gate arrays are given.
引用
收藏
页码：365 / 371
相关论文
共 50 条
  • [31] PCB Layout optimization for LED Backlight module using FEM Simulation
    Botau, Aurelian
    Negrea, Catalin
    2013 IEEE 19TH INTERNATIONAL SYMPOSIUM FOR DESIGN AND TECHNOLOGY IN ELECTRONIC PACKAGING (SIITME), 2013, : 125 - 128
  • [32] Interdependence of the Parameters Height, Length, and Weight in Passenger Car Layout.
    Braess, Hans Hermann
    ATZ Automobiltechnische Zeitschrift, 1979, 81 (09) : 427 - 435
  • [33] ROUTING REGION DEFINITION AND ORDERING SCHEME FOR BUILDING-BLOCK LAYOUT.
    Dai, Wei-ming
    Asano, Tetsuo
    Kuh, Ernest S.
    1600, (CAD-4):
  • [34] Understanding outsourced PCB layout
    Global Design Services, Celestica
    Circ Assem, 2006, 11 (32-34):
  • [35] Challenges for Automating PCB Layout
    Liu, Wen-Hao
    Agnesina, Anthony
    Ren, Haoxing Mark
    PROCEEDINGS OF THE 2024 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, ISPD 2024, 2024, : 91 - 92
  • [36] Free PCB layout tool
    Graham, R
    ELECTRONICS WORLD, 2000, 106 (1769): : 436 - 436
  • [37] PCB layout for board test
    Laine, B
    Hallmen, K
    EE-EVALUATION ENGINEERING, 1998, 37 (08): : 48 - +
  • [38] TOPOLOGIZER: AN EXPERT SYSTEM TRANSLATOR OF TRANSISTOR CONNECTIVITY TO SYMBOLIC CELL LAYOUT.
    Kollaritsch, Paul W.
    Weste, Neil H.E.
    IEEE Journal of Solid-State Circuits, 1984, SC-20 (03) : 799 - 804
  • [39] AREA-MAXIMUM EDGE LENGTH TRADE-OFF FOR VLSI LAYOUT.
    Blum, Norbert
    Information and control, 1985, 66 (1-2): : 45 - 52
  • [40] LSI LAYOUT USING HIERARCHICAL DESIGN WITH COMPACTION
    ABRAITIS, L
    BARILA, A
    COMPUTER-AIDED DESIGN, 1986, 18 (07) : 367 - 370
12345